My Inquiry
My Account
Renesas R5F565NCDGFC#30
- Part No.:
- R5F565NCDGFC#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F565NCDGFC#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 176LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565NCDGFC#30 from Renesas is a 32-bit RXv2 microcontroller with 120 MHz CPU, 240 DMIPS performance, single-precision IEEE-754 FPU, 2 MB on-chip code flash, 640 KB SRAM, and integrated Ethernet MAC, CAN, SD host/slave, QSPI, and GLCDC for industrial HMI and networked edge devices.
For engineers reviewing the R5F565NCDGFC#30 datasheet, R5F565NCDGFC#30 pinout, R5F565NCDGFC#30 application, or R5F565NCDGFC#30 equivalent, key selection criteria include dual-bank flash for safe firmware updates, 136 GPIOs with 5-V tolerance, 12-bit A/D (21-channel unit), TSIP-based AES-256 encryption, and -40°C to +105°C operation in PLQP0176KB-A package.
Technical Context
The R5F565NCDGFC#30 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU) supporting eight 16-byte-aligned regions. It executes at 120 MHz using PLL-synthesized clock derived from external crystal or internal HOCO.
Peripherals are clocked across four domains: ICLK (CPU, up to 120 MHz), PCLKA (ETHERC, GLCDC, DRW2D, up to 120 MHz), PCLKB (TMR, CMT, IWDTa, up to 60 MHz), and PCLKC/PCLKD (S12AD units, up to 60 MHz). The device integrates Trusted Secure IP (TSIP) for hardware-accelerated AES-128/192/256 and secure boot via Trusted Memory (TM) protection of code flash.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 120 MHz max, 240 DMIPS - enables real-time deterministic control with floating-point math for motor or sensor fusion. |
| Memory | 2 MB code flash (dual-bank), 640 KB SRAM, 32 KB data flash - supports background programming and firmware rollback without system halt. |
| ADC | Two 12-bit S12AD units: Unit 0 (8 ch), Unit 1 (21 ch); 0.48 µs conversion time - delivers high-speed analog acquisition for multi-sensor industrial monitoring. |
| Connectivity | Ethernet MAC (10/100 Mbps MII/RMII), CAN (2 ch, 32 mailboxes), USB 2.0 FS host/function, SDHI/SDSI, QSPI - enables full-stack edge node communication. |
| Graphics & Timing | GLCDC + DRW2D engine, RTC with battery backup, 25 timers including MTU3a (9 ch) and TPUa (6 ch) - supports embedded GUI rendering and precise event-triggered sampling. |
| Security & Safety | TSIP AES-256, MPU, CRC calculator (CRCA), register write protection, IEC60730 self-test functions - meets functional safety requirements for Class B appliances. |
| Package & Temp | PLQP0176KB-A (176-pin LFBGA, 24 × 24 mm, 0.5 mm pitch), G-version: –40°C to +105°C - suitable for harsh industrial environments with high I/O density. |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Quad Flat Package (LFBGA), 24 mm × 24 mm, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails enable noise isolation for ADC/DAC accuracy. |
| VBATT | Battery backup supply | Provides power to RTC during main supply failure - maintains calendar/time across power cycles. |
| XTAL/EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal for precise system timing and Ethernet PHY synchronization. |
| ETH_MDC/MDIO, ETH_TXD[3:0], ETH_RXD[3:0] | Ethernet MAC physical layer interface | Direct connection to external PHY via MII or RMII - eliminates need for external glue logic. |
| SD0_* (SD0_CLK, SD0_CMD, SD0_DAT[3:0]) | SD host interface signals | 4-bit SD bus supporting high-speed mode (25 MB/s) - enables local storage for firmware logging or configuration. |
| QSPI_IO[3:0], QSPI_CLK, QSPI_SSL | Quad SPI interface | Direct connection to serial NOR flash for XIP or fast boot - reduces BOM by eliminating parallel memory. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank runs while the other is reprogrammed - zero-downtime field upgrades. |
| Trusted Secure IP (TSIP) | Hardware AES-256 acceleration and secure key storage - prevents firmware cloning and enables encrypted OTA updates. |
| Graphic-LCD controller (GLCDC) + DRW2D | On-chip 2D rendering engine with 3-plane overlay and texture support - eliminates external GPU for HMI displays up to WVGA. |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - reduces latency and ISR overhead for time-critical sensor-to-actuator paths. |
| IEC60730-compliant safety features | Oscillation-stop detection, CRC calculator, IWDTa windowing, A/D self-diagnostic - simplifies certification for household appliances. |
Applications
| Industrial HMI Panel | Smart Gateway Device |
|---|---|
Use Scenario: Embedded display controller for factory-floor operator interface with touch, buttons, and real-time status visualization. IC Role / Device Role / Timing Role: Main application processor executing RTOS, driving GLCDC/DRW2D for graphics, managing Ethernet/CAN for PLC communication, and sampling analog sensors via S12AD. Use Value: Integrated graphics engine and 640 KB SRAM eliminate external frame buffer memory; dual-bank flash enables remote firmware patching during operation. |
Use Scenario: Protocol translator bridging Modbus RTU field devices to cloud via Ethernet/WiFi (using external transceiver). IC Role / Device Role / Timing Role: Central protocol stack executor with CAN/Ethernet/SCI interfaces, TSIP-secured TLS handshake, and SDHI-based log storage. Use Value: Hardware AES and dedicated crypto accelerators reduce TLS handshake latency by >60% vs software-only implementation; 136 GPIOs support flexible peripheral expansion. |
| Networked Energy Meter | Secure IoT Edge Node |
Use Scenario: DIN-rail mounted meter with pulse counting, voltage/current sensing, and remote firmware update over Ethernet. IC Role / Device Role / Timing Role: Real-time data acquisition hub using S12AD (21-channel) for multi-phase measurements, RTC for time-stamped billing, and Ethernet MAC for data upload. Use Value: Dual A/D units allow simultaneous sampling of voltage and current channels with <0.5 µs inter-channel skew; TSIP ensures firmware integrity against tampering. |
Use Scenario: Battery-powered environmental sensor node with local processing, encrypted data transmission, and wake-on-event capability. IC Role / Device Role / Timing Role: Low-power system controller using deep software standby mode (8 KB standby RAM retained), TSIP for sensor data encryption, and ELC-triggered wake-up on motion or threshold breach. Use Value: 0.19 mA/MHz active current and four low-power modes extend battery life; integrated temperature sensor enables on-chip calibration without external components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDGFC#30 | Same RX65N Group, identical 176-pin PLQP0176KB-A package, but with 1.5 MB code flash and 256 KB SRAM (vs. 2 MB/640 KB). | Suitable for cost-sensitive designs where full 2 MB flash and 640 KB SRAM are unnecessary; retains all peripherals including Ethernet, CAN, GLCDC. | Select when firmware size <1.5 MB and graphics workload fits 256 KB SRAM - reduces cost without sacrificing interface compatibility. |
| R5F566NEDGFC#30 | RX66N Group successor: higher 160 MHz CPU, enhanced TSIP-Lite, additional CAN FD channel, same 176-pin footprint and peripheral set. | Required for CAN FD adoption or when >240 DMIPS and faster crypto throughput are needed; backward-compatible pinout enables migration path. | Choose for new designs targeting future-proofing, CAN FD, or higher real-time throughput - not drop-in but layout-compatible upgrade. |
Compared with R5F565NCDGFC#30, the R5F565NEDGFC#30 offers reduced memory at lower cost for simpler applications, while the R5F566NEDGFC#30 provides architectural enhancements (CAN FD, 160 MHz) with mechanical compatibility - enabling scalable design families across performance tiers.
Availability
R5F565NCDGFC#30 is available at Aetrix Electronics and suitable for industrial HMI panels, smart gateways, networked energy meters, and secure IoT edge nodes requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for R5F565NCDGFC#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX65N Group, which includes R5F565NCDGFC#30, was designed for high-integration industrial control and human-machine interface applications requiring rich connectivity, graphics capability, and functional safety compliance.
FAQ
What is the maximum operating frequency and core type of the R5F565NCDGFC#30?
The R5F565NCDGFC#30 features a 32-bit RXv2 CPU core with a maximum operating frequency of 120 MHz, delivering 240 DMIPS performance. It includes single-precision IEEE-754 floating-point unit, 32-bit multiplier, and divider - optimized for deterministic real-time control and signal processing tasks in industrial applications.
Does the R5F565NCDGFC#30 support secure firmware updates and cryptographic operations?
Yes, the R5F565NCDGFC#30 integrates Trusted Secure IP (TSIP) supporting AES-128/192/256 encryption/decryption in hardware, along with Trusted Memory (TM) protection for code flash. Its dual-bank flash architecture allows background programming - enabling secure, zero-downtime firmware updates without halting application execution.
What graphics and display capabilities does the R5F565NCDGFC#30 provide?
The R5F565NCDGFC#30 includes a Graphic-LCD Controller (GLCDC) supporting up to three overlay planes and a 2D Drawing Engine (DRW2D) with vector drawing, bit blitting, and texture mapping. It supports 32-/16-/8-bpp graphics and CLUT formats - enabling standalone HMI rendering without external GPU or frame buffer memory.
How many analog input channels does the R5F565NCDGFC#30 support, and what is its ADC resolution?
The R5F565NCDGFC#30 integrates two 12-bit A/D converter units: S12AD0 (8 channels) and S12AD1 (21 channels), totaling 29 configurable analog inputs. Resolution is switchable between 8-, 10-, and 12-bit modes, with minimum conversion time of 0.48 µs per channel at full 12-bit precision.
What is the package type and temperature grade of the R5F565NCDGFC#30?
The R5F565NCDGFC#30 uses the PLQP0176KB-A package: a 176-pin Low-Profile Quad Flat Package (LFBGA) measuring 24 mm × 24 mm with 0.5 mm pitch. It is rated for the G-version industrial temperature range of –40°C to +105°C, making it suitable for demanding embedded environments.
R5F565NCDGFC#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565NCDGFC#30 FAQ
1.How can I place an order for R5F565NCDGFC#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565NCDGFC#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565NCDGFC#30 reliable?
The price and inventory of R5F565NCDGFC#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565NCDGFC#30 is usually 5 days.
3.What payment methods are accepted for R5F565NCDGFC#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565NCDGFC#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565NCDGFC#30?
R5F565NCDGFC#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565NCDGFC#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565NCDGFC#30?
For technical support, including R5F565NCDGFC#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565NCDGFC#30 requirements.
6.How does Aetrix verify that R5F565NCDGFC#30 is sourced from the original manufacturer or authorized distributors?
All R5F565NCDGFC#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565NCDGFC#30 meets industry standards.
7.What is the process for return or replacement of R5F565NCDGFC#30?
All R5F565NCDGFC#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565NCDGFC#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565NCDGFC#30 part is unused and in its original packaging.
Return procedure for R5F565NCDGFC#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565NCDGFC#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
