My Inquiry
My Account
Renesas R5F565NEHGLC#20
- Part No.:
- R5F565NEHGLC#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F565NEHGLC#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:319
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565NEHGLC#20 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 240 DMIPS performance, 2 MB on-chip code flash, 640 KB SRAM, Ethernet MAC, dual CAN, SD host/slave, QSPI, GLCDC, DRW2D, and hardware AES/TSIP encryption. It targets industrial HMI, networked gateway, and secure embedded control applications requiring real-time processing, graphics, and connectivity.
For engineers reviewing the R5F565NEHGLC#20 datasheet, R5F565NEHGLC#20 pinout, R5F565NEHGLC#20 application, or R5F565NEHGLC#20 equivalent, this MCU delivers deterministic real-time execution, IEEE-754 floating-point math, dual-bank flash for safe firmware updates, 136 GPIOs with 5-V tolerance, and IEC60730-compliant safety features - all in a 176-pin LFBGA package rated for –40°C to +105°C operation.
Technical Context
The R5F565NEHGLC#20 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual-clock domain operation: ICLK up to 120 MHz for CPU and PCLKA-synchronized peripherals (ETHERC, GLCDC, DRW2D), and PCLKB up to 60 MHz for timers, ADC, and communication interfaces.
Its memory subsystem includes 2 MB dual-bank code flash (with background programming and no-wait access ≤50 MHz), 32 KB data flash (100,000 write cycles), 640 KB SRAM (256 KB main + 384 KB expansion), and 8 KB standby RAM. Safety features include MPU, Trusted Memory (TM), register write protection, CRCA, and self-diagnostic A/D functions aligned with IEC60730 Class B requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard, 120 MHz max, 240 DMIPS, IEEE-754 single-precision FPU |
| Memory | 2 MB dual-bank code flash (BGO, no-wait ≤50 MHz), 32 KB data flash (100k cycles), 640 KB SRAM (no wait) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), 2× CAN (ISO11898-1, 32 mailboxes/channel), SDHI/SDSI/MMCIF, QSPI, 3× RSPI, 13× SCI, 3× I²C |
| Analog | Two 12-bit A/D units (8 + 21 ch), 2× 12-bit D/A, on-chip temperature sensor (±1°C), self-diagnostic A/D |
| Graphics & Timing | Graphic-LCD controller (GLCDC), 2D drawing engine (DRW2D), RTC with time capture, 25+ timers including MTU3a (9 ch) and TPUa (6 ch) |
| Security & Safety | AES-128/192/256, Trusted Secure IP (TSIP), MPU (8 regions), TM protection, CRCA, IEC60730-compliant diagnostics |
| Package & Environment | LFBGA-176 (13 × 13 mm, 0.8-mm pitch), G-grade (–40°C to +105°C), 2.7–3.6 V supply, 0.19 mA/MHz typical active current |
Pinout & Package
Package: PLBG0176GA-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 13 mm × 13 mm, 0.8 mm ball pitch, G-grade (–40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core (VCC), analog unit 0 (AVCC0), analog unit 1 (AVCC1); require separate decoupling per datasheet layout rules |
| VBATT | Battery backup supply | Provides power to RTC during main supply loss; enables calendar/timekeeping in deep software standby |
| XTAL, EXTAL | Main crystal oscillator terminals | Support external 8–24 MHz crystal; enable precise clock source for Ethernet, USB, and RTC timing |
| RES# | Active-low reset input | Asynchronous hardware reset; low pulse ≥100 ns initiates full system reset sequence |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive pins supporting priority-based interrupt handling via ICUB controller |
| MD0, MD1 | Mode setting pins | Determine boot mode (SCI/USB/FINE) and operating mode at power-on reset; must be pulled high/low per configuration |
| ETH_MDC, ETH_MDIO | PHY management interface | IEEE 802.3-compliant MDIO/MDC interface for configuring external Ethernet PHY registers |
| ETXD0–ETXD3, ERXD0–ERXD3, ETX_EN, ERX_DV | Ethernet physical layer signals | RMII/MII interface pins; support 10/100 Mbps full/half-duplex; require controlled impedance PCB routing |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while programming Bank B, eliminating runtime interruption |
| Integrated GLCDC + DRW2D | Hardware-accelerated LCD rendering and 2D graphics (lines, triangles, bit blitting) without CPU load - ideal for HMI displays |
| IEC60730-compliant safety suite | Includes oscillation-stop detection, CRC calculator (CRCA), IWDT windowing, A/D self-test, and register write protection for Class B certification |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - e.g., trigger A/D conversion on timer match or PWM edge |
| Trusted Secure IP (TSIP) | Hardware-accelerated cryptographic engine supporting AES, SHA, RSA, ECC, and key management - protects firmware and data at rest/in transit |
Applications
| Industrial HMI Gateway | Secure Networked PLC |
|---|---|
Use Scenario: Embedded controller in factory-floor HMIs with TFT-LCD display, Ethernet backhaul, and local CAN bus to sensors/actuators. IC Role / Device Role / Timing Role: Main application processor running RTOS, driving GLCDC/DRW2D for UI rendering, managing Ethernet-to-CAN protocol translation, and executing real-time control loops. Use Value: Dual-bank flash enables zero-downtime field updates; 640 KB SRAM hosts UI assets and protocol stacks; TSIP secures OTA firmware delivery. | Use Scenario: DIN-rail mounted programmable logic controller with web-based configuration, SD card logging, and dual CAN networks for machine control. IC Role / Device Role / Timing Role: Central deterministic controller executing ladder logic, managing SDHI/SDSI for log storage/retrieval, and synchronizing I/O via MTU3a PWM and TPUa capture. Use Value: 120 MHz RXv2 core ensures sub-millisecond scan times; IEC60730 features satisfy functional safety requirements; 136 GPIOs support modular I/O expansion. |
| Medical Device Data Hub | Smart Energy Gateway |
Use Scenario: Portable diagnostic device aggregator collecting data from Bluetooth/Wi-Fi peripherals and transmitting HIPAA-compliant reports via Ethernet. IC Role / Device Role / Timing Role: Secure data concentrator performing AES-256 encryption, timestamping via RTC with leap-year correction, and buffering sensor streams in SRAM before transmission. Use Value: Hardware TSIP offloads crypto from CPU; 2 MB flash stores encrypted firmware and audit logs; 8 KB standby RAM preserves session state during battery swaps. | Use Scenario: Utility-grade smart meter gateway connecting legacy AMR devices (via CAN/RS485) to cloud infrastructure using Ethernet and TLS. IC Role / Device Role / Timing Role: Real-time protocol bridge with deterministic CAN message scheduling, Ethernet packet assembly, and secure TLS handshake acceleration via TSIP. Use Value: Dual CAN channels isolate upstream/downstream traffic; 12-bit A/D monitors power supply health; G-grade temp range ensures outdoor cabinet reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHGLD#20 | Same die, D-grade (-40°C to +85°C) instead of G-grade; identical peripherals, flash, and SRAM | Suitable for commercial/indoor environments where extended temperature is not required | Select when cost sensitivity outweighs need for +105°C operation; pin-compatible drop-in replacement |
| R5F566TEHGLC#20 | Same RX65N family, but 1.5 MB flash, 256 KB SRAM, no GLCDC/DRW2D, no TSIP, and no Ethernet MAC | Targeted at cost-optimized control-only applications without graphics or advanced security | Choose when graphics, crypto, or Ethernet are unnecessary - reduces BOM cost and simplifies thermal design |
Compared with R5F565NEHGLC#20, the R5F565NEHGLD#20 offers identical functionality at lower cost for ambient-temperature use, while the R5F566TEHGLC#20 sacrifices graphics, crypto, and Ethernet to reduce footprint and price - making it suitable only for non-connected, non-UI control tasks.
Availability
R5F565NEHGLC#20 is available at Aetrix Electronics and suitable for industrial HMI, secure gateway, and medical data aggregation applications requiring stable component supply, long-term lifecycle support, and G-grade temperature resilience.
Supply support for R5F565NEHGLC#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets.
The RX65N Group - including R5F565NEHGLC#20 - was designed for high-integration industrial applications demanding real-time performance, rich connectivity, graphics capability, and hardware-enforced security in a single chip.
FAQ
What is the maximum operating frequency and core type of the R5F565NEHGLC#20?
The R5F565NEHGLC#20 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core. This core delivers 240 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, 5-stage pipeline, and variable-length instruction set for compact code density. Its architecture supports deterministic real-time execution critical for industrial control and HMI applications.
Does the R5F565NEHGLC#20 support secure firmware updates?
Yes, the R5F565NEHGLC#20 supports secure firmware updates via its dual-bank code flash architecture and Trusted Secure IP (TSIP). The dual-bank feature allows background programming of one bank while executing from the other, enabling zero-downtime updates. TSIP provides hardware-accelerated AES-256 encryption and secure key management to protect update payloads and verify authenticity before installation.
What graphics capabilities does the R5F565NEHGLC#20 include?
The R5F565NEHGLC#20 integrates a Graphic-LCD Controller (GLCDC) and a 2D Drawing Engine (DRW2D). The GLCDC supports multiple LCD panel types and superimposes three display planes (background, graphic 1, graphic 2). The DRW2D accelerates vector drawing (lines, triangles, circles) and bit blitting (copy, stretch, rotate) in 32/16/8-bit pixel formats - offloading graphics rendering from the CPU to enable responsive HMIs without external GPU.
How many CAN interfaces does the R5F565NEHGLC#20 provide, and what standards do they meet?
The R5F565NEHGLC#20 includes two independent CAN modules, each compliant with ISO11898-1 (Classical CAN) and supporting both standard (11-bit) and extended (29-bit) frame formats. Each channel provides 32 configurable mailboxes for flexible message filtering and prioritization. These interfaces are designed for deterministic real-time communication in industrial automation and automotive subsystems.
What is the operating temperature range and package type of the R5F565NEHGLC#20?
The R5F565NEHGLC#20 uses the PLBG0176GA-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array measuring 13 mm × 13 mm with 0.8 mm ball pitch. It is rated for the G-grade industrial temperature range of –40°C to +105°C, making it suitable for deployment in harsh environments such as factory floors, outdoor energy gateways, and medical equipment enclosures.
R5F565NEHGLC#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565NEHGLC#20 FAQ
1.How can I place an order for R5F565NEHGLC#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565NEHGLC#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565NEHGLC#20 reliable?
The price and inventory of R5F565NEHGLC#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565NEHGLC#20 is usually 5 days.
3.What payment methods are accepted for R5F565NEHGLC#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565NEHGLC#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565NEHGLC#20?
R5F565NEHGLC#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565NEHGLC#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565NEHGLC#20?
For technical support, including R5F565NEHGLC#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565NEHGLC#20 requirements.
6.How does Aetrix verify that R5F565NEHGLC#20 is sourced from the original manufacturer or authorized distributors?
All R5F565NEHGLC#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565NEHGLC#20 meets industry standards.
7.What is the process for return or replacement of R5F565NEHGLC#20?
All R5F565NEHGLC#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565NEHGLC#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565NEHGLC#20 part is unused and in its original packaging.
Return procedure for R5F565NEHGLC#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565NEHGLC#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
