Renesas R5F56604ADFN#10
- Part No.:
- R5F56604ADFN#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F56604ADFN#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,888
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604ADFN#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring 1 MB code flash, 128 KB SRAM, 32 KB data flash, CAN FD interface, 12-bit A/D and D/A converters, RTC with sub-clock support, and integrated FPU for IEEE 754 single-precision floating-point operations. It targets industrial control, motor drive, and safety-compliant embedded systems requiring IEC60730 support.
For engineers reviewing the R5F56604ADFN#10 datasheet, R5F56604ADFN#10 pinout, R5F56604ADFN#10 application, or R5F56604ADFN#10 equivalent, key selection criteria include its 144-pin LFQFP (PLQP0144KA-B) package, JTAG/FINE debug interfaces, 2.7–5.5 V supply range, –40°C to +85°C temperature grade (D-version), and full peripheral set including MTU3a timers, ELC event linking, and dual-channel 12-bit D/A output usable as comparator reference.
Technical Context
The R5F56604ADFN#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and hardware multiplier/divider. Its clock system integrates main (8–24 MHz crystal), sub-clock (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and frequency-division paths for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), and ADCLK (60 MHz).
Peripheral integration includes CAN FD compliant with ISO 11898-1:2015, 13 SCI channels supporting asynchronous, SPI-like, and I²C-like modes, two RIIC interfaces (400 kbps fast-mode), one RSPId (30 Mbps), 24-channel S12ADH A/D converter with self-diagnosis and disconnection detection, and four CMPC analog comparators. The ELC enables interrupt-free inter-module triggering, while the Trusted Memory (TM) function protects code flash against unauthorized read access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU |
| Memory | 1 MB code flash (no-wait @120 MHz), 128 KB SRAM (no-wait), 32 KB data flash (100k erase cycles) |
| Analog Peripherals | 24-channel 12-bit A/D (0.9 µs/ch), 2-channel 12-bit D/A (0–AVCC0), 4-channel CMPC, on-die temperature sensor (±1.0°C) |
| Timers & Control | MTU3a (9 channels), TMRb (4×8-bit), CMT/CMTW (8×16/2×32-bit), IWDT (14-bit, dedicated oscillator), RTCC with sub-clock |
| Communication | CAN FD (1 ch, ISO 11898-1:2015), 13 SCI, 2 RIIC (400 kbps), 1 RSPId (30 Mbps), REMCa (remote control receiver) |
| Package & Environment | 144-pin LFQFP (PLQP0144KA-B, 20×20 mm, 0.5 mm pitch), D-version (–40°C to +85°C), 2.7–5.5 V supply |
| Safety & Debug | MPU (8 regions), TM protection, CRCA (CRC-8/32), CAC clock accuracy monitor, JTAG + FINE debugging |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply (2.7–5.5 V); AVCC0 must be ≥ VCC and supports 3.0–5.5 V for analog peripherals |
| RES#, RESET | Reset input | Active-low asynchronous reset; triggers nine distinct reset sources including POR, LVD, and software-initiated |
| XTAL, EXTAL | Main clock oscillator pins | Connect external 8–24 MHz crystal/resonator; enables PLL reference for 120 MHz system clock |
| RTCXTAL, RTCEXTAL | Sub-clock oscillator pins | Connect 32.768 kHz crystal for RTCC operation; required for RTC functionality per datasheet Note 1 |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART interface; supports baud rate generation, LSB/MSB-first, and start-bit edge/level detection |
| CTX0, CRX0 | CAN FD channel 0 | Differential CAN FD transceiver interface (CANH/CANL); compliant with ISO 11898-1:2015 standard/extended frames |
| AD00–AD23 | Analog input channels | 24 dedicated A/D input pins; support scan modes, group priority, digital comparison, and ELC-triggered conversion |
| DA0, DA1 | D/A converter outputs | Two buffered 12-bit voltage outputs (0–AVCC0); usable as reference for CMPC comparators per datasheet Note 2 |
Key Features
| Feature | Design Value |
|---|---|
| Collective register bank save | 16 fast-save banks enable deterministic context switching for real-time task scheduling and ISR latency reduction |
| Event Link Controller (ELC) | 83 internal event signals trigger peripheral actions (e.g., timer start, A/D conversion, pin toggle) without CPU intervention or interrupt overhead |
| Trusted Memory (TM) protection | Code flash region protected against read-out; only CPU instruction fetch allowed-enables secure boot and IP protection |
| IEC60730 safety support | Integrated oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), clock accuracy monitor (CAC), and register write protection |
| Complementary PWM with dead-time | MTU3a supports non-overlapping 3-phase inverter control with automatic dead-time insertion and reset-synchronized PWM |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC/PMSM motors in HVAC compressors or industrial pumps using field-oriented control (FOC). IC Role / Device Role / Timing Role: Primary controller executing FOC algorithms via FPU, generating complementary PWM via MTU3a, sampling current/voltage via S12ADH, and monitoring thermal state via on-die temperature sensor. Use Value: 120 MHz CPU + hardware trigonometric unit (TFU) enables real-time FOC computation; ELC synchronizes PWM updates with A/D sampling to eliminate jitter; dual D/A outputs serve as stable references for current-sense comparator thresholds. | Use Scenario: High-accuracy polyphase electricity meter with harmonic analysis, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface (via SPI/SCI), RTC-based billing intervals, CAN FD communication to concentrator, and cryptographic operations using CRCA/DOCA. Use Value: 24-channel A/D supports multi-sensor acquisition; CAN FD ensures robust 2 Mbps backhaul; TM-protected flash prevents unauthorized firmware modification; IEC60730 features satisfy Class C safety requirements. |
| Automotive Body Control Module | Factory Automation PLC I/O |
Use Scenario: Centralized vehicle body controller managing lighting, window lift, door locks, and LIN network gateways. IC Role / Device Role / Timing Role: Main MCU handling LIN protocol stacks (via SCIh), PWM dimming (TMRb/MTU3a), remote signal reception (REMCa), and CAN FD diagnostics. Use Value: Integrated REMCa decodes IR remote commands without external IC; SCIh supports LIN 2.2 frame format; 5-V tolerant I/O simplifies interface to legacy automotive sensors and actuators. | Use Scenario: Modular I/O expansion node in distributed control systems, acquiring analog sensor data and driving solenoids/relays over industrial Ethernet. IC Role / Device Role / Timing Role: Edge intelligence node performing local PID control, analog signal conditioning (S12ADH + CMPC), isolated digital I/O management, and time-stamped event logging via RTCC. Use Value: RTCC with time-capture on 3 pins enables precise timestamping of field events; 134 GPIOs (including 4×5-V tolerant) support mixed-signal interfacing; ELC links sensor interrupts to immediate D/A output updates for closed-loop response <10 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605ADFN#10 | Same RX660 Group, identical 144-pin LFQFP package and peripherals, but with 512 KB code flash instead of 1 MB | Suitable where firmware footprint <512 KB; retains all analog, timing, and communication features of R5F56604ADFN#10 | Select when memory headroom is not required and BOM cost optimization is prioritized |
| R5F56606ADFN#10 | Same package and feature set, but G-version rated for –40°C to +105°C (vs. D-version's +85°C) | Required for under-hood automotive or high-ambient industrial environments exceeding 85°C | Choose for extended temperature operation without changing PCB layout or firmware |
Compared with R5F56604ADFN#10, R5F56605ADFN#10 reduces flash capacity while preserving full peripheral compatibility, whereas R5F56606ADFN#10 maintains 1 MB flash but extends thermal rating-both retain identical pinout, clock architecture, and safety features, enabling direct substitution in footprint-constrained designs.
Availability
R5F56604ADFN#10 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F56604ADFN#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The RX660 Group is designed for high-performance, safety-aware embedded control-integrating real-time responsiveness, functional safety features (IEC60730), and rich analog/peripheral sets into scalable 32-bit MCUs targeting motor drives, PLCs, and smart meters.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56604ADFN#10?
The R5F56604ADFN#10 operates at a maximum frequency of 120 MHz and achieves 709 CoreMark in benchmark testing. This performance stems from the RXv3 CPU core's efficient pipeline, collective register bank save, and zero-wait-state access to both 1 MB code flash and 128 KB SRAM-enabling deterministic real-time execution critical for motor control and safety-critical tasks.
Does the R5F56604ADFN#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604ADFN#10 integrates a CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames at data rates up to 5 Mbps. Its CANFD peripheral includes message RAM with configurable FIFOs, error counters, and loopback/self-test modes-making R5F56604ADFN#10 suitable for automotive diagnostics, industrial networking, and high-throughput control bus applications.
What are the analog capabilities of the R5F56604ADFN#10, particularly regarding A/D and D/A converters?
The R5F56604ADFN#10 includes a 24-channel 12-bit S12ADH A/D converter with 0.9 µs minimum conversion time (at 60 MHz ADCLK), self-diagnostic functions, and analog input disconnection detection. It also provides two 12-bit R12DAb D/A channels with 0–AVCC0 output range-each usable as a programmable reference voltage for the four CMPC analog comparators, as confirmed in datasheet Note 2.
Is the R5F56604ADFN#10 qualified for IEC60730 safety compliance, and which features enable this?
Yes, the R5F56604ADFN#10 includes dedicated hardware for IEC60730 Class B and C compliance: oscillation-stoppage detection, A/D self-diagnosis and disconnection detection, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT), RAM test-assist via DOC, CRCA for data integrity, and register write protection. These features are documented in the "Useful functions for IEC60730 compliance" section of the R01DS0393EJ0100 datasheet.
What package type and pin count does the R5F56604ADFN#10 use, and is it RoHS-compliant?
The R5F56604ADFN#10 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size, 0.5 mm lead pitch, and exposed thermal pad. It is RoHS-compliant and rated for the D-version industrial temperature range (–40°C to +85°C). This package supports full peripheral availability-including all 24 A/D channels, CAN FD, and dual D/A outputs-as verified in Table 1.2 of the datasheet.
R5F56604ADFN#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 71
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604ADFN#10 FAQ
1.How can I place an order for R5F56604ADFN#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604ADFN#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604ADFN#10 reliable?
The price and inventory of R5F56604ADFN#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604ADFN#10 is usually 5 days.
3.What payment methods are accepted for R5F56604ADFN#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604ADFN#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604ADFN#10?
R5F56604ADFN#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604ADFN#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604ADFN#10?
For technical support, including R5F56604ADFN#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604ADFN#10 requirements.
6.How does Aetrix verify that R5F56604ADFN#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604ADFN#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604ADFN#10 meets industry standards.
7.What is the process for return or replacement of R5F56604ADFN#10?
All R5F56604ADFN#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604ADFN#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604ADFN#10 part is unused and in its original packaging.
Return procedure for R5F56604ADFN#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604ADFN#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

