Renesas R5F56604AGFB#10
- Part No.:
- R5F56604AGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56604AGFB#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604AGFB#10 from Renesas is a 32-bit RXv3 microcontroller with 120 MHz maximum operating frequency, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, and integrated CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal receiver - deployed in industrial motor control, building automation gateways, and IEC60730-compliant appliance controllers.
For engineers reviewing the R5F56604AGFB#10 datasheet, R5F56604AGFB#10 pinout, R5F56604AGFB#10 application, or R5F56604AGFB#10 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LFQFP), functional pin roles, real-world use cases, and two validated alternative MCUs for design continuity.
Technical Context
The R5F56604AGFB#10 implements the RXv3 CPU core with single-precision FPU compliant to IEEE 754, supporting 709 CoreMark at 120 MHz and collective register bank save across 16 banks. It integrates a memory protection unit (MPU) and Trusted Memory (TM) for secure code execution in safety-critical applications.
Its clock system combines an 8–24 MHz external main oscillator, 32.768 kHz sub-clock, and selectable on-chip oscillators (LOCO/HOCO/IWDT-dedicated), enabling independent domain clocks: ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz, and ADCLK up to 60 MHz - critical for deterministic peripheral timing in motor control and real-time communication stacks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with single-precision FPU, IEEE 754 compliant - enables floating-point math in motor vector control without external coprocessor. |
| Max Operating Frequency | 120 MHz with zero-wait-state access to 1 Mbyte code flash and 128 Kbytes SRAM - supports real-time deterministic execution in closed-loop systems. |
| Flash & Data Memory | 1 Mbyte code flash (no wait states at 120 MHz); 32 Kbytes data flash rated for 100,000 erase/write cycles - allows field firmware updates and parameter storage with background operation. |
| Analog Peripherals | 24-channel 12-bit A/D converter (0.9 µs min conversion time at 60 MHz ADCLK); 2-channel 12-bit D/A (0–AVCC0 output); 4-channel analog comparator - supports sensor interface, feedback conditioning, and reference generation in one chip. |
| Communication Interfaces | 1 CAN FD channel (ISO 11898-1:2015); 13 SCI channels (async/sync/SmartCard/SPI/I²C modes); 2 RIIC (400 kbps fast-mode); 1 RSPI (30 Mbps); 1 REMC - enables multi-protocol industrial connectivity including LIN, SMBus, and remote IR control. |
| Real-Time Capabilities | RTC with calendar, alarm, and event-triggered time capture; independent watchdog timer (IWDT) with window function and dedicated 120 kHz oscillator - meets IEC60730 Class B self-test requirements. |
| Package & Environment | PLQP0144KA-B: 144-pin LFQFP, 20 × 20 mm, 0.5 mm pitch; G-version operating range –40°C to +105°C - suitable for extended-temperature industrial and automotive-adjacent applications. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, lead-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core and analog power rails: VCC = 2.7–5.5 V; AVCC0 = 3.0–5.5 V (AVCC0 ≥ VCC) - supports direct 5 V system integration with 5-V-tolerant I/O. |
| XTAL, EXTAL | Main clock oscillator terminals | Connects to 8–24 MHz crystal resonator for PLL reference - enables precise 120 MHz system clock generation with low jitter. |
| OSC32K, OSC32KIN | Sub-clock oscillator terminals | Supports 32.768 kHz crystal for RTC operation during deep software standby - maintains timekeeping with ultra-low power consumption. |
| MTIOC0A–MTIOC8A | MTU3a waveform I/O pins | Eight 16-bit and one 32-bit timer output compare/capture pins - drive complementary PWM for 3-phase inverter control with programmable dead time. |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Accept external or module-generated triggers (e.g., MTU edge, TMR overflow) - enables synchronized sampling of motor current/voltage waveforms. |
| CANFD_TX, CANFD_RX | CAN FD transceiver interface | Differential bus interface compliant with ISO 11898-1:2015 - supports data rates up to 5 Mbps with flexible data-length frames in automotive and industrial networks. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - enables autonomous peripheral chaining (e.g., MTU overflow → A/D start → DMA transfer) to reduce ISR latency and CPU load. |
| Trusted Memory (TM) | Code flash area protected against read-out; CPU-only instruction fetch allowed - secures proprietary algorithms and cryptographic keys in certified appliance firmware. |
| IEC60730 Safety Support | Integrated oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), clock accuracy monitor (CAC), and register write protection - reduces external safety hardware and certification effort. |
| Remote Control Signal Receiver (REMC) | Single-channel IR decoder with 8-byte FIFO and 4-pattern matching (header/data0/data1/special) - enables embedded HVAC or industrial HMI remote interface without external decoder IC. |
| Port Output Enable 3 (POE3a) | Hardware-controlled high-impedance state for MTU output pins - provides immediate fault shutdown on overcurrent detection, critical for inverter short-circuit protection. |
Applications
| Industrial Motor Drive | Building Automation Gateway |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC motors in HVAC compressors and pumps. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm via RXv3 FPU, generating synchronized PWM via MTU3a, sampling current/voltage via S12ADH, and managing CAN FD network commands. Use Value: Integrated 120 MHz timing, 24-channel A/D, and complementary PWM with dead-time compensation eliminate external timing ICs and reduce BOM count by ≥3 components. |
Use Scenario: Protocol translation hub connecting BACnet MS/TP, Modbus RTU, and KNX devices in smart building controllers. IC Role / Device Role / Timing Role: Multi-protocol host MCU running concurrent SCI/RSPI/RIIC stacks, buffering data in 128 Kbytes SRAM, and managing real-time scheduling via ELC-linked peripherals. Use Value: 13 SCI channels + 2 RIIC + 1 RSPI + CAN FD enable native support for 5+ industrial protocols without external bridge ICs or FPGA logic. |
| White Goods Appliance Control | IEC60730-Certified Industrial PLC I/O Module |
|
Use Scenario: Washing machine main control board requiring thermal monitoring, water level sensing, and user interface management. IC Role / Device Role / Timing Role: System-on-chip handling temperature sensor ADC, remote IR command decoding (REMC), motor phase control, and display driver timing via MTU3a outputs. Use Value: On-chip temperature sensor (±1.0°C), 12-bit D/A for comparator reference, and integrated RTC reduce external analog components and simplify thermal calibration. |
Use Scenario: DIN-rail mounted digital I/O expansion module with diagnostic reporting over CAN FD and local safety monitoring. IC Role / Device Role / Timing Role: Safety-certifiable controller performing periodic RAM tests (DOC), clock accuracy checks (CAC), CRC validation of configuration data, and IWDT windowed reset supervision. Use Value: Hardware-accelerated IEC60730 functions (CRCA, CAC, DOC, MPU, TM) cut functional safety software development effort by ~40% versus generic MCUs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605AGFB#10 | Same RX660 Group, identical 144-pin LFQFP package and peripheral set, but with 512 Kbytes code flash instead of 1 Mbyte. | Suitable where firmware size < 512 KB and cost optimization is prioritized over future feature expansion headroom. | Select when flash capacity requirement is confirmed ≤512 KB and BOM cost reduction is critical; no PCB or firmware changes needed. |
| R5F566T5ADFP#30 | RX66T Group variant in 100-pin LFQFP (PLQP0100KB-B); same 120 MHz CPU, FPU, and CAN FD, but reduced I/O (88 pins), no sub-clock oscillator, and only 1 D/A channel. | Targeted at space-constrained motor drives where RTC is unnecessary and compact form factor outweighs full I/O count. | Choose for smaller footprint designs accepting trade-offs in RTC capability, analog output count, and GPIO availability. |
Compared with R5F56604AGFB#10, R5F56605AGFB#10 offers identical functionality at lower flash density for cost-sensitive volume production, while R5F566T5ADFP#30 sacrifices package size and RTC support to fit into tighter enclosures - both require no schematic redesign but differ in long-term scalability and environmental feature coverage.
Availability
R5F56604AGFB#10 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, and IEC60730-compliant appliance controllers requiring stable component supply, long-lifecycle assurance, and traceable sourcing.
Supply support for R5F56604AGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX660 Group, including R5F56604AGFB#10, was designed for high-performance, safety-aware industrial control applications - integrating real-time processing, functional safety features, and multi-protocol connectivity in a single chip.
FAQ
What is the maximum operating frequency and flash access performance of the R5F56604AGFB#10?
The R5F56604AGFB#10 operates at up to 120 MHz with zero-wait-state access to its 1 Mbyte on-chip code flash memory. This enables deterministic real-time execution of complex control algorithms without pipeline stalls, and the flash supports background programming/erasing (BGO), allowing firmware updates without halting application code. The R5F56604AGFB#10 achieves 709 CoreMark at this frequency, confirming sustained computational throughput.
Does the R5F56604AGFB#10 support IEC60730 Class B compliance out of the box?
Yes, the R5F56604AGFB#10 includes hardware features required for IEC60730 Class B: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), RAM test assist via data operation circuit (DOCA), independent watchdog timer (IWDT) with window function, and register write protection. These are documented in the R01DS0393EJ0100 datasheet and reduce software certification burden. The R5F56604AGFB#10 is explicitly positioned for appliance and industrial safety applications.
What package type and pin count does the R5F56604AGFB#10 use?
The R5F56604AGFB#10 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size and 0.5 mm pitch. It provides 130 general-purpose I/O pins (with JTAG and sub-clock oscillator enabled), 5-V tolerance on four pins, and open-drain capability on all I/Os. This package is fully documented in Table 1.2 of the R01DS0393EJ0100 datasheet.
Can the R5F56604AGFB#10 operate from a 5 V supply, and what are the voltage limits?
Yes, the R5F56604AGFB#10 supports single-supply operation from 2.7 V to 5.5 V on VCC, and AVCC0 must be between 3.0 V and 5.5 V (with AVCC0 ≥ VCC). Its I/O pins are 5-V tolerant on four designated pins, enabling direct interfacing with legacy 5 V logic without level shifters. This makes the R5F56604AGFB#10 suitable for retrofit industrial systems and mixed-voltage designs.
What debugging interfaces are supported by the R5F56604AGFB#10?
The R5F56604AGFB#10 supports both JTAG and FINE (single-wire) debugging interfaces. JTAG enables full boundary-scan and high-speed debug access, while FINE provides minimal-pin debugging ideal for space-constrained layouts. Both are active simultaneously and documented in Section 1.1 of the R01DS0393EJ0100 datasheet. No external debug probe licensing is required for standard Renesas E2 studio or CS+ toolchains.
R5F56604AGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604AGFB#10 FAQ
1.How can I place an order for R5F56604AGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604AGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604AGFB#10 reliable?
The price and inventory of R5F56604AGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604AGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F56604AGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604AGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604AGFB#10?
R5F56604AGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604AGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604AGFB#10?
For technical support, including R5F56604AGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604AGFB#10 requirements.
6.How does Aetrix verify that R5F56604AGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604AGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604AGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F56604AGFB#10?
All R5F56604AGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604AGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604AGFB#10 part is unused and in its original packaging.
Return procedure for R5F56604AGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604AGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

