Renesas R5F56604AGFB#30
- Part No.:
- R5F56604AGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56604AGFB#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:240
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604AGFB#30 from Renesas is a 32-bit RXv3 microcontroller with 120 MHz maximum operating frequency, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, and integrated CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal receiver - deployed in industrial motor control, building automation gateways, and IEC60730-compliant appliance controllers.
For engineers reviewing the R5F56604AGFB#30 datasheet, R5F56604AGFB#30 pinout, R5F56604AGFB#30 application, or R5F56604AGFB#30 equivalent, key selection considerations include its 144-pin LFQFP (PLQP0144KA-B) package, G-version temperature range (–40°C to +105°C), sub-clock oscillator support for RTC operation, JTAG/FINE debug interfaces, and full peripheral set including MTU3a (9-channel), DMACA (8-channel), and ELC for event-driven low-power operation.
Technical Context
The R5F56604AGFB#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and 16-register bank save for fast context switching. It supports memory protection (MPU), Trusted Memory (TM) for secure code execution, and register write protection for functional safety compliance.
Its clock system integrates main (8–24 MHz crystal), sub-clock (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and fine-grained peripheral clock domain control (ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB/PCLKD up to 60 MHz). The ELC enables hardware-triggered inter-module coordination without CPU intervention - critical for deterministic real-time response in motor control and safety-critical systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 709 CoreMark; supports little/big endian, FPU, and collective register bank save. |
| Memory | 1 Mbyte code flash (no-wait at 120 MHz), 32 Kbytes data flash (100k erase cycles), 128 Kbytes SRAM (no-wait). |
| Operating Voltage | 2.7–5.5 V supply (VCC), 3.0–5.5 V analog (AVCC0) - enables direct 5 V interface compatibility. |
| Temperature Range | G-version: –40°C to +105°C - qualified for under-hood automotive and industrial ambient environments. |
| Package | 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch - supports high I/O count (130 GPIOs with JTAG + sub-clock). |
| Peripherals | CAN FD (ISO 11898-1:2015), 12-bit S12ADH (24 channels, 0.9 µs conversion), R12DAb (2-channel D/A), CMPC (4-channel comparator), RTCC with time capture. |
| Safety Features | MPU, TM, CAC, CRCA, DOCA, IWDT with window function, and A/D self-diagnosis - aligned with IEC60730 Class B requirements. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, G-version (–40°C to +105°C) thermal rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 | Power supply input | Dual-supply pins: VCC powers digital logic (2.7–5.5 V); AVCC0 powers analog peripherals (3.0–5.5 V, ≥ VCC). |
| RES# | Active-low reset input | Asynchronous hardware reset; low pulse ≥ 100 ns releases device from reset state. |
| XTAL / EXTAL | Main clock oscillator terminals | Connects to 8–24 MHz crystal/resonator; enables PLL reference for 120 MHz system clock. |
| XT1 / XT2 | Sub-clock oscillator terminals | Connects to 32.768 kHz crystal; required for RTC operation and deep software standby mode. |
| TMS / TDI / TDO / TCK | JTAG debug interface | Standard 4-pin boundary-scan interface for programming, emulation, and real-time trace. |
| FINE | Single-wire debug interface | Alternative to JTAG; uses one pin for debugging and programming in space-constrained designs. |
| MTIOC0A–MTIOC8A | MTU3a waveform I/O | 9 dedicated pins for PWM, complementary PWM, input capture, and dead-time control - essential for inverter gate driving. |
| AD00–AD23 | A/D converter inputs | 24 analog input channels with programmable sampling time and group-based priority scanning. |
| DA00 / DA01 | D/A converter outputs | 2 buffered voltage outputs (0–AVCC0); usable as comparator references or analog actuator signals. |
| CANFD_TX / CANFD_RX | CAN FD transceiver interface | Differential pair compliant with ISO 11898-1:2015; supports data rates up to 5 Mbps in FD mode. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Hardware interconnection of 83 internal events eliminates CPU polling - enables ultra-low-latency response (e.g., MTU trigger → A/D start → DMA transfer). |
| Trusted Memory (TM) | Code flash area protected against read-out; only CPU instruction fetch allowed - prevents firmware reverse engineering in secure boot applications. |
| Real-time Clock (RTCC) | Sub-clock-driven calendar/time counter with alarm, periodic, and carry interrupts; supports time capture on up to 3 GPIOs for timestamping external events. |
| Independent Watchdog (IWDT) | Dedicated 120 kHz oscillator with configurable window timing - ensures fail-safe recovery even if main clock fails or software hangs. |
| Remote Control Signal Receiver (REMC) | Hardware decoder for NEC/RC-5 protocols with 8-byte FIFO and pattern matching - offloads IR signal processing from CPU in smart home controllers. |
Applications
| Industrial Motor Drive | Building Automation Gateway |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC motors in HVAC compressors and pumps using field-oriented control (FOC). IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating complementary PWM via MTU3a with automatic dead-time insertion, and sampling current/voltage via S12ADH. Use Value: 120 MHz CPU + FPU enables real-time vector math; ELC synchronizes PWM edge generation with A/D sampling; 130 GPIOs support sensor/actuator interfacing. | Use Scenario: Protocol translation hub connecting BACnet MS/TP, Modbus RTU, and CAN FD field devices to Ethernet/IP backbone. IC Role / Device Role / Timing Role: Central protocol stack processor managing concurrent serial interfaces (SCIh, RSCI, RIIC, CANFD), buffering data in SRAM, and handling security-critical TLS handshake offload. Use Value: Dual SCIh/RSCI LIN support enables legacy HVAC bus integration; CAN FD provides high-speed diagnostics; 1 Mbyte flash stores multiple protocol stacks. |
| IEC60730 Compliant Appliance | Smart Energy Meter Interface |
Use Scenario: Safety-certified main controller in washing machines, monitoring motor stall, door lock, water level, and temperature with self-test routines. IC Role / Device Role / Timing Role: Functional safety MCU performing runtime diagnostics (RAM test via DOC, oscillator stop detection, A/D disconnection check) and watchdog supervision per IEC60730 Class B. Use Value: Integrated CAC, CRCA, MPU, and register write protection eliminate need for external safety monitors; G-temp rating ensures reliability in hot cabinet environments. | Use Scenario: Front-end interface between polyphase metering IC (e.g., R7FA6M2AF) and PLC/GPRS communication module in DIN-rail meters. IC Role / Device Role / Timing Role: Data concentrator acquiring metrology results via SPI, applying CRC validation, storing tamper logs in data flash, and formatting packets for secure transmission. Use Value: 32 Kbytes data flash rated for 100,000 erase cycles retains 10+ years of event logs; R12DAb provides precise reference for metrology ADC calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605AGFB#30 | Same RX660 Group, identical package and pinout; differs only in code flash capacity (512 Kbytes vs. 1 Mbyte). | Suitable where firmware size < 512 Kbytes and cost optimization is prioritized over future firmware expansion headroom. | Select R5F56605AGFB#30 only if application firmware fits within 512 Kbytes and long-term code growth is not anticipated. |
| R5F56606AGFB#30 | Same RX660 Group, identical package and pinout; includes JTAG interface but omits sub-clock oscillator (no RTC capability). | Applicable in non-RTC designs requiring JTAG debug access and lower BOM cost (no 32.768 kHz crystal required). | Choose R5F56606AGFB#30 when RTC functionality is unnecessary and JTAG visibility is mandatory for production test. |
Compared with R5F56604AGFB#30, R5F56605AGFB#30 reduces flash capacity by 50% without altering peripheral set or thermal rating, while R5F56606AGFB#30 trades RTC support for JTAG inclusion - both retain identical 144-pin LFQFP footprint and G-temp qualification, enabling layout reuse where functional scope permits.
Availability
R5F56604AGFB#30 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, and IEC60730-compliant appliance controllers requiring stable component supply across extended product lifecycles.
Supply support for R5F56604AGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX660 Group is designed for high-performance, functional-safety-aware applications in industrial automation and white goods - emphasizing real-time determinism, integrated safety features, and mixed-signal integration for sensor/actuator control.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56604AGFB#30?
The R5F56604AGFB#30 operates at a maximum frequency of 120 MHz and achieves 709 CoreMark in benchmark testing. This performance stems from its RXv3 CPU core with single-cycle instruction execution, on-chip FPU, and zero-wait-state access to 1 Mbyte code flash and 128 Kbytes SRAM - all confirmed in the official R01DS0393EJ0100 datasheet Rev.1.00.
Does the R5F56604AGFB#30 support real-time clock (RTC) functionality?
Yes, the R5F56604AGFB#30 supports RTC functionality via its RTCC module, but only when the sub-clock oscillator (32.768 kHz crystal connected to XT1/XT2) is present and enabled. The part number suffix "GFB" confirms inclusion of the sub-clock oscillator, making RTC operation fully functional - unlike variants such as R5F56606AGFB#30 which omit this feature.
What debug interfaces are available on the R5F56604AGFB#30?
The R5F56604AGFB#30 provides both JTAG (TMS/TDI/TDO/TCK) and FINE (single-wire) debug interfaces. JTAG supports full boundary-scan, real-time trace, and high-speed programming; FINE offers reduced pin count debugging ideal for space-constrained PCB layouts - both are documented in Section 1.1 of the R01DS0393EJ0100 datasheet.
How many analog-to-digital converter (A/D) channels does the R5F56604AGFB#30 include?
The R5F56604AGFB#30 integrates a single 12-bit S12ADH A/D converter unit with 24 input channels. It supports scan modes (single, continuous, 3-group), per-channel sampling time configuration, group-based priority control, and self-diagnostic functions - all operating at up to 60 MHz ADCLK for a minimum conversion time of 0.9 µs per channel.
Is the R5F56604AGFB#30 qualified for automotive or industrial temperature ranges?
The R5F56604AGFB#30 is qualified for the industrial G-version temperature range of –40°C to +105°C, as indicated by the "G" in its part number. It is not AEC-Q100 qualified for automotive use, but its extended thermal rating and integrated safety features (MPU, IWDT, CAC) make it suitable for demanding industrial environments including motor drives and factory automation equipment.
R5F56604AGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604AGFB#30 FAQ
1.How can I place an order for R5F56604AGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604AGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604AGFB#30 reliable?
The price and inventory of R5F56604AGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604AGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F56604AGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604AGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604AGFB#30?
R5F56604AGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604AGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604AGFB#30?
For technical support, including R5F56604AGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604AGFB#30 requirements.
6.How does Aetrix verify that R5F56604AGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F56604AGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604AGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F56604AGFB#30?
All R5F56604AGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604AGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604AGFB#30 part is unused and in its original packaging.
Return procedure for R5F56604AGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604AGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

