Renesas R5F56604AGFM#10
- Part No.:
- R5F56604AGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F56604AGFM#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,021
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604AGFM#10 from Renesas is a 32-bit RXv3 core MCU operating at up to 120 MHz, delivering 709 CoreMark performance. It integrates 1 Mbyte of on-chip code flash (no-wait access), 128 Kbytes of SRAM, 32 Kbytes of reprogrammable data flash, and supports CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal reception. It targets industrial motor control and embedded automation requiring deterministic real-time response, functional safety support (IEC60730), and mixed-signal integration.
For engineers reviewing the R5F56604AGFM#10 datasheet, R5F56604AGFM#10 pinout, R5F56604AGFM#10 application, or R5F56604AGFM#10 equivalent, key selection considerations include its 144-pin LFQFP package with sub-clock oscillator and JTAG interface, 120-MHz system clock with MPU and Trusted Memory (TM) security features, and full peripheral set including MTU3a (9-channel timer), CAN FD, and dual 12-bit DACs usable as comparator references.
Technical Context
The R5F56604AGFM#10 implements the RXv3 CPU core with single-precision FPU compliant with IEEE 754, 16 register banks for fast context switching, and memory protection unit (MPU) supporting eight configurable regions down to 16-byte granularity. Its clock system combines an 8–24 MHz external main oscillator, 32.768 kHz sub-clock, and internal HOCO/LOCO oscillators, with independent PLL and IWDT-dedicated 120 kHz oscillator.
Peripheral coordination is managed via the Event Link Controller (ELC), enabling 83 internal event signals-including MTU3a triggers, A/D conversion starts, and RTC alarms-to initiate module operations without CPU intervention. The device supports IEC60730-compliant self-test functions including oscillation-stop detection, A/D disconnection monitoring, CRC calculation (CRCA), and RAM test assistance via DOC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit core with single-precision FPU, 120 MHz max operation, 709 CoreMark score |
| Memory | 1 Mbyte code flash (no-wait at 120 MHz), 128 Kbytes SRAM (no-wait), 32 Kbytes data flash (100,000 write cycles) |
| Timers | MTU3a (9 channels), TMRb (4 channels), CMT (4 channels), CMTW (2 channels), IWDT & WDTA |
| Analog Peripherals | 12-bit S12ADH (24-channel A/D), R12DAb (2-channel D/A), CMPC (4-channel comparator), on-die temperature sensor (±1.0°C) |
| Communication | CAN FD (ISO 11898-1:2015), 13 SCI channels (SCIk/SCIm/SCIh), 2 RIIC, 1 RSPI (30 Mbps), REMCa (remote control receiver) |
| Package & Environment | 144-pin LFQFP (PLQP0144KA-B, 20 × 20 mm, 0.5 mm pitch), G-grade (–40°C to +105°C), 2.7–5.5 V supply |
| Safety & Debug | MPU, Trusted Memory (TM), CRCA, CAC, DOCA, register write protection, JTAG + FINE debugging interfaces |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 | Power supply input | Core/analog supply (2.7–5.5 V); AVCC0 must be ≥ VCC and within 3.0–5.5 V range |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also generate reset independently |
| CLKIN / CLKOUT | Main clock oscillator terminals | Connects to 8–24 MHz crystal/resonator; CLKOUT can buffer main clock output |
| XTAL / EXTAL | Sub-clock oscillator terminals | Connects to 32.768 kHz crystal; required for RTC functionality |
| TDI / TDO / TCK / TMS | JTAG debug interface | IEEE 1149.1-compliant boundary scan and debug; supports full-speed tracing |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART mode default; supports clock-sync, SPI/I²C emulation, LIN, and smart-card protocols |
| CTX0 / CRX0 | CAN FD channel 0 | Differential CAN FD transceiver interface (ISO 11898-1:2015 compliant); requires external transceiver |
| AD00–AD23 | Analog input channels | 24 dedicated pins for 12-bit S12ADH; support sampling time per channel and group-based priority scanning |
| DA0 / DA1 | Digital-to-analog outputs | 2-channel 12-bit R12DAb; outputs 0–AVCC0 voltage; usable as reference for CMPC comparators |
| RTCIN / RTCOUT | Real-time clock I/O | Supports 32.768 kHz crystal connection and time-capture event inputs on up to three pins |
Key Features
| Feature | Design Value |
|---|---|
| Collective register bank save | 16 fast-save CPU register banks enable deterministic interrupt latency and RTOS context switching |
| Event Link Controller (ELC) | 83 internal event sources trigger peripheral actions (e.g., A/D start, timer clear) without CPU involvement or ISR overhead |
| Trusted Memory (TM) | Code flash region protected against read-out; only CPU instruction fetch allowed-enables secure boot and IP protection |
| IEC60730 compliance support | Integrated hardware self-test blocks: oscillation-stop detection, A/D disconnection monitor, CRCA, CAC, DOCA, and RAM test assist |
| Complementary PWM with dead-time | MTU3a supports non-overlapping 3-phase inverter drive with automatic dead-time insertion and synchronous PWM update |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/BLDC motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms via RXv3 FPU, generating synchronized complementary PWM via MTU3a, sampling current/voltage via 12-bit S12ADH, and monitoring thermal state via on-die temperature sensor. Use Value: Deterministic 120 MHz execution enables <1 µs current-loop update; dual 12-bit DACs provide stable reference voltages for analog comparators used in overcurrent protection. | Use Scenario: DIN-rail mounted polyphase electricity meter with harmonic analysis, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface, RTC-based billing intervals, CAN FD communication to concentrator, and secure boot via Trusted Memory. Use Value: Integrated CRCA and CAC verify clock integrity and data checksums for IEC62056 compliance; 32 Kbytes data flash stores tariff tables and event logs with 100,000-cycle endurance. |
| Automotive Body Control Module | Factory Automation I/O Hub |
Use Scenario: Central body controller managing door locks, lighting, window lift, and LIN-connected sensors in passenger vehicles. IC Role / Device Role / Timing Role: Host MCU running AUTOSAR-compliant BSW, driving LIN via SCIh, receiving CAN FD messages, and executing diagnostics via ELC-linked watchdog and memory tests. Use Value: Sub-clock oscillator and RTC support wake-on-event from deep software standby; JTAG/FINE enable production programming and field trace debugging. | Use Scenario: Modular I/O gateway aggregating digital inputs, analog sensor data, and pulse-width modulated outputs across PLC-controlled machinery. IC Role / Device Role / Timing Role: Real-time coordinator using ELC to synchronize A/D sampling, D/A output updates, and GPIO toggling without CPU polling-reducing jitter in motion control loops. Use Value: 134 general-purpose I/O pins (5-V tolerant, open-drain capable) interface directly with industrial sensors/actuators; external bus supports legacy parallel I/O expansion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605AGFM#10 | Same RX660 Group, identical 144-pin LFQFP package and peripherals, but with 512 Kbyte code flash instead of 1 Mbyte | Suitable where firmware size ≤ 512 KB; no change in real-time performance, analog capability, or CAN FD timing behavior | Select when application firmware fits in 512 KB and cost optimization is prioritized over future code growth headroom |
| R5F566T5ADFM#10 | Same RX660 Group, 100-pin LFQFP (PLQP0100KB-B), 1 Mbyte flash, but lacks sub-clock oscillator and RTC; only 1 D/A channel | Not suitable for RTC-dependent applications; reduced I/O count (88 vs. 130) and no hardware calendar/time-capture capability | Choose for space-constrained designs where RTC and dual DAC are unnecessary, and CAN FD + 12-bit A/D remain critical |
Compared with R5F56604AGFM#10, R5F56605AGFM#10 offers identical real-time control capability at lower flash density, while R5F566T5ADFM#10 trades package size and RTC support for board area reduction-neither is pin-compatible, and both require PCB layout revision.
Availability
R5F56604AGFM#10 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and functional safety certification support.
Supply support for R5F56604AGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX660 Group, including R5F56604AGFM#10, was designed for high-performance embedded control in harsh environments-emphasizing real-time determinism, functional safety (IEC60730), mixed-signal integration, and secure firmware execution.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56604AGFM#10?
The R5F56604AGFM#10 operates at a maximum frequency of 120 MHz and achieves 709 CoreMark performance. This score reflects its RXv3 CPU core with single-precision FPU, barrel shifter, and optimized instruction pipeline. The R5F56604AGFM#10 sustains this performance with zero wait-state access to both 1 Mbyte code flash and 128 Kbytes SRAM at full speed.
Does the R5F56604AGFM#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604AGFM#10 includes one CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames. It operates at data rates up to 5 Mbps in FD mode and maintains full backward compatibility with classical CAN 2.0B. The R5F56604AGFM#10 requires an external CAN FD transceiver connected to CTX0/CRX0 pins.
What package type and pin count does the R5F56604AGFM#10 use?
The R5F56604AGFM#10 uses a 144-pin LFQFP package designated PLQP0144KA-B: 20 × 20 mm body, 0.5 mm pitch, with exposed thermal pad. It includes JTAG and sub-clock oscillator support, providing 130 general-purpose I/O pins (5-V tolerant), plus dedicated analog, timer, and communication pins as defined in the official pin configuration table for this variant.
How does the R5F56604AGFM#10 support IEC60730 functional safety compliance?
The R5F56604AGFM#10 integrates multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, A/D converter self-diagnosis and analog input disconnection monitoring, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOCA), and register write protection. These capabilities are documented in the R5F56604AGFM#10 hardware manual and supported by Renesas' safety application notes.
What are the memory resources available on the R5F56604AGFM#10?
The R5F56604AGFM#10 provides 1 Mbyte of on-chip code flash memory (no-wait access at 120 MHz), 128 Kbytes of SRAM (no-wait), and 32 Kbytes of data flash memory rated for 100,000 program/erase cycles. It also includes a 12-byte unique ID and supports Trusted Memory (TM) protection for secure code regions. All memory resources are accessible and verified for the R5F56604AGFM#10 in its 144-pin configuration.
R5F56604AGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 55
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604AGFM#10 FAQ
1.How can I place an order for R5F56604AGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604AGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604AGFM#10 reliable?
The price and inventory of R5F56604AGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604AGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F56604AGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604AGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604AGFM#10?
R5F56604AGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604AGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604AGFM#10?
For technical support, including R5F56604AGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604AGFM#10 requirements.
6.How does Aetrix verify that R5F56604AGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604AGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604AGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F56604AGFM#10?
All R5F56604AGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604AGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604AGFM#10 part is unused and in its original packaging.
Return procedure for R5F56604AGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604AGFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

