Renesas R5F56604AGFM#30
- Part No.:
- R5F56604AGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F56604AGFM#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604AGFM#30 from Renesas is a 120-MHz 32-bit RXv3 core MCU with 1 Mbyte code flash, 128 Kbytes SRAM, 32 Kbytes data flash, integrated CAN FD, 12-bit A/D and D/A converters, RTC, and hardware FPU compliant with IEEE 754. It operates from 2.7–5.5 V and supports –40°C to +105°C (G-version), targeting industrial control and automotive body electronics.
For engineers reviewing the R5F56604AGFM#30 datasheet, R5F56604AGFM#30 pinout, R5F56604AGFM#30 application, or R5F56604AGFM#30 equivalent, key selection criteria include its 144-pin LFQFP (PLQP0144KA-B) package, JTAG/FINE debug support, sub-clock oscillator inclusion, full 24-channel S12ADH A/D converter, dual-channel R12DAb D/A output, and CAN FD compliance per ISO 11898-1:2015.
Technical Context
The R5F56604AGFM#30 implements the RXv3 CPU core with single-cycle instruction execution, 16 general-purpose 32-bit registers, and hardware floating-point unit supporting IEEE 754 single-precision operations. Its clock system integrates main (8–24 MHz crystal), sub (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with PLL-based ICLK up to 120 MHz and independent peripheral clocks (PCLKA up to 120 MHz, PCLKB up to 60 MHz, ADCLK up to 60 MHz).
It features event-driven architecture via the Event Link Controller (ELC), enabling 83 internal event signals to trigger peripheral actions-including MTU3a PWM generation, A/D conversion starts, and RTC time capture-without CPU intervention. The device includes memory protection (MPU), Trusted Memory (TM) for code flash security, and IEC60730-compliant safety functions such as oscillation-stop detection, RAM test assistance, and CRC calculation (CRCA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 113 instructions |
| Memory | 1 Mbyte code flash (no-wait @120 MHz), 32 Kbytes data flash (100k erase cycles), 128 Kbytes SRAM (no-wait) |
| Analog Peripherals | 24-channel 12-bit S12ADH A/D (0.9 µs min conv.), 2-channel 12-bit R12DAb D/A, 4-channel CMPC comparator, on-die temp sensor (±1.0°C) |
| Communication | CAN FD (ISO 11898-1:2015), 13 SCI channels (async/sync/SmartCard/SPI/I²C), 2 RIIC (400 kbps), 1 RSPI (30 Mbps), 1 REMC |
| Timers & Control | MTU3a (9 channels), TMRb (4×8-bit), CMT/CMTW (8×16-bit/2×32-bit), IWDT & WDTA, ELC with 83 event sources |
| Package & Environment | 144-pin LFQFP (PLQP0144KA-B, 20×20 mm, 0.5 mm pitch), G-version: –40°C to +105°C, 2.7–5.5 V supply |
| Safety & Debug | MPU (8 regions), TM protection, CRCA (8/32-bit CRC), CAC clock accuracy monitor, JTAG + FINE debugging |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply (2.7–5.5 V); AVCC0 ≥ VCC required for analog peripherals |
| RES#, RESET | Reset input | Active-low asynchronous reset; triggers nine reset sources including POR and LVD |
| XTAL, EXTAL | Main clock oscillator interface | Connects external 8–24 MHz crystal; enables PLL reference for 120 MHz ICLK |
| RTCXTAL, RTCXTAL2 | Sub-clock oscillator interface | Connects 32.768 kHz crystal for RTC operation and low-power modes |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART pins; configurable baud rate, LSB/MSB-first, start-bit edge detection |
| TXD1, RXD1 | SCI1 serial interface | Dedicated SCI channel supporting clock-synchronous, smart-card, and simplified SPI/I²C modes |
| CTX0, CRX0 | CAN FD channel 0 | Differential CAN FD transceiver interface compliant with ISO 11898-1:2015 (standard/extended frames) |
| AD00–AD23 | Analog input channels | 24 dedicated pins for S12ADH A/D converter; support self-diagnosis and disconnection detection |
| DA0, DA1 | D/A output channels | 2-channel 12-bit R12DAb outputs; usable as reference voltage for CMPC comparators |
| TCLKA–TCLKD | MTU3a timer clock inputs | Four external clock inputs for MTU3a channel timing; support cascade and dead-time compensation |
| POE0#, POE4#, POE8#, POE10#, POE11# | Port output enable control | Five dedicated pins for MTU waveform output pin high-impedance control during fault conditions |
| JTDI, JTDO, JTCK, JTMS | JTAG debug interface | IEEE 1149.1-compliant boundary scan and debug access; supports real-time trace and flash programming |
| FINE | Single-wire debug interface | Reduced-pin-count alternative to JTAG; supports program download and breakpoint debugging |
Key Features
| Feature | Design Value |
|---|---|
| Collective register bank save | 16 fast-save banks enable deterministic context switching for real-time interrupt handling |
| Background operation (BGO) | Simultaneous code/data flash programming/erasing while CPU executes application code |
| Event Link Controller (ELC) | Hardware interconnect of 83 internal events eliminates CPU polling and reduces latency for timer/A/D/RTC triggers |
| IEC60730 safety support | Integrated oscillation-stop detection, RAM test assist (DOC), CRCA, CAC, and register write protection for Class B compliance |
| Complementary PWM with dead-time | MTU3a auto-generates non-overlapping waveforms with programmable dead times for 3-phase inverter control |
| Trusted Memory (TM) | Code flash area protected against read-out; only CPU instruction fetch allowed when TM enabled |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit (BCU) |
|---|---|
|
Use Scenario: Real-time monitoring and actuation of solenoids, relays, and sensors in factory automation cabinets with strict functional safety requirements. IC Role / Device Role / Timing Role: Central controller executing deterministic ladder logic, managing CAN FD communication with higher-layer controllers, and performing analog signal conditioning via 24-channel A/D and dual D/A outputs. Use Value: Integrated MPU, CRCA, and CAC enable IEC60730 Class B certification; 120 MHz RXv3 core delivers sufficient headroom for multi-tasking and safety checks without external co-processors. |
Use Scenario: Centralized control of lighting, door locks, window lifts, and HVAC actuators in passenger vehicles requiring robust EMC performance and extended temperature operation. IC Role / Device Role / Timing Role: Main MCU interfacing with LIN slaves via SCIh, driving PWM-controlled LED drivers, logging fault data to data flash, and maintaining accurate time via RTC with sub-clock oscillator. Use Value: Sub-clock oscillator (RTCXTAL) and G-version temperature rating (–40°C to +105°C) ensure reliable RTC and real-time operation across vehicle life cycle; CAN FD supports firmware updates at >5 Mbps. |
| Smart Energy Metering Gateway | Medical Infusion Pump Controller |
|
Use Scenario: Aggregating metering data from multiple utility endpoints over RS485 (SCI) and transmitting via cellular or LoRaWAN using CAN FD or RSPI interfaces. IC Role / Device Role / Timing Role: Secure host processor running encrypted communication stacks, performing precision voltage/current sampling via S12ADH, and storing calibration data in protected data flash. Use Value: Hardware FPU accelerates RMS and harmonic calculations; TM-protected code flash prevents unauthorized firmware modification; 32 Kbytes data flash supports 100,000+ write cycles for lifetime logging. |
Use Scenario: Closed-loop control of motor-driven syringe pumps with pressure sensing, flow monitoring, and alarm-triggered shutdown in battery-powered portable devices. IC Role / Device Role / Timing Role: Safety-critical controller executing FDA-aligned software, acquiring analog pressure/flow signals, generating precise PWM for stepper motor control, and detecting faults via IWDT windowing and analog disconnection detection. Use Value: Independent watchdog timer (IWDTa) with configurable window and dedicated oscillator ensures fail-safe reset; 12-bit D/A outputs provide stable reference voltages for comparator-based pressure threshold detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605AGFM#30 | Same RX660 Group, identical 144-pin LFQFP package and peripherals, but with 512 Kbyte code flash instead of 1 Mbyte | Lower-cost option where firmware size ≤512 KB; retains all analog, CAN FD, and safety features | Select when application firmware fits in 512 KB and cost optimization is prioritized over future scalability |
| R5F56606AGFM#30 | Same package and flash/RAM capacity, but excludes sub-clock oscillator (RTCXTAL pins not bonded), disabling RTC functionality | Not suitable for time-stamped logging or calendar-aware scheduling; requires external RTC if needed | Choose only if RTC is unnecessary and board space/cost savings from omitting 32.768 kHz crystal justify loss of integrated timekeeping |
Compared with R5F56604AGFM#30, the R5F56605AGFM#30 offers identical peripheral integration and safety features at reduced code density, while the R5F56606AGFM#30 sacrifices RTC capability to lower BOM cost-neither is pin-compatible due to internal bonding differences affecting sub-clock and flash configuration.
Availability
R5F56604AGFM#30 is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical device applications requiring stable component supply, long-term lifecycle support, and guaranteed availability through 2030.
Supply support for R5F56604AGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX660 Group, including R5F56604AGFM#30, was designed for high-reliability industrial and automotive applications demanding real-time performance, functional safety (IEC60730), and rich analog/peripheral integration in compact packages.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604AGFM#30?
The R5F56604AGFM#30 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It achieves 709 CoreMark performance and includes a hardware single-precision floating-point unit compliant with IEEE 754. The core supports 113 instructions, collective register bank save (16 banks), and memory protection unit (MPU) for secure real-time execution. This architecture makes R5F56604AGFM#30 suitable for deterministic control tasks in industrial and automotive systems.
Does the R5F56604AGFM#30 support CAN FD, and what standard does it comply with?
Yes, the R5F56604AGFM#30 integrates a CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frame formats. It operates at data rates up to 5 Mbps in FD mode and maintains backward compatibility with classical CAN. The module includes message RAM, error counters, and loopback self-test capability-key for automotive body control and industrial network gateways. This native CAN FD support is confirmed in the R01DS0393EJ0100 datasheet for R5F56604AGFM#30.
What analog peripherals are included in the R5F56604AGFM#30, and how many channels do they support?
The R5F56604AGFM#30 includes a 24-channel 12-bit A/D converter (S12ADH), two 12-bit D/A converter channels (R12DAb), four analog comparator channels (CMPC), and an on-die temperature sensor (±1.0°C). The A/D converter achieves 0.9 µs minimum conversion time at 60 MHz ADCLK and supports self-diagnosis and analog input disconnection detection. These analog resources are fully available in the 144-pin package and are documented in the R5F56604AGFM#30 datasheet section 1.1 and Table 1.2.
What package type and pin count does the R5F56604AGFM#30 use, and is it RoHS-compliant?
The R5F56604AGFM#30 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package measuring 20 × 20 mm with 0.5 mm lead pitch and an exposed thermal pad. It is RoHS-compliant and rated for industrial temperature range (–40°C to +105°C). This package includes full pin access to all peripherals-including JTAG, FINE, CAN FD, 24 A/D inputs, and dual D/A outputs-as verified in Renesas document R01DS0393EJ0100, page 9 and Table 1.1.
Does the R5F56604AGFM#30 include hardware support for functional safety standards like IEC60730?
Yes, the R5F56604AGFM#30 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), RAM test-assisting function via DOC, independent watchdog timer (IWDTa) with windowing, and register write protection. These are explicitly listed in the "Useful functions for IEC60730 compliance" section of the R5F56604AGFM#30 datasheet (R01DS0393EJ0100, page 1). No external components are required to implement these safety mechanisms.
R5F56604AGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 55
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604AGFM#30 FAQ
1.How can I place an order for R5F56604AGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604AGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604AGFM#30 reliable?
The price and inventory of R5F56604AGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604AGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F56604AGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604AGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604AGFM#30?
R5F56604AGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604AGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604AGFM#30?
For technical support, including R5F56604AGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604AGFM#30 requirements.
6.How does Aetrix verify that R5F56604AGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F56604AGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604AGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F56604AGFM#30?
All R5F56604AGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604AGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604AGFM#30 part is unused and in its original packaging.
Return procedure for R5F56604AGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604AGFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

