Renesas R5F56604AGFN#30
- Part No.:
- R5F56604AGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F56604AGFN#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604AGFN#30 from Renesas is a 32-bit RXv3 microcontroller with 120 MHz maximum operating frequency, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, and integrated CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal receiver - deployed in industrial motor control, building automation gateways, and IEC 60730-compliant appliance controllers.
For engineers reviewing the R5F56604AGFN#30 datasheet, R5F56604AGFN#30 pinout, R5F56604AGFN#30 application, or R5F56604AGFN#30 equivalent, key selection criteria include its 144-pin LFQFP (PLQP0144KA-B) package, G-grade temperature range (–40°C to +105°C), sub-clock oscillator support for RTC operation, JTAG/FINE debug interfaces, and full peripheral complement including MTU3a (9-channel), 8-channel DMACA, and ELC event linking.
Technical Context
The R5F56604AGFN#30 implements the RXv3 CPU core with single-precision FPU compliant with IEEE 754, supporting 709 CoreMark at 120 MHz and collective register bank save for fast interrupt response. Its clock system integrates main (8–24 MHz crystal), sub (32.768 kHz), and on-chip oscillators (HOCO/LOCO), with independent PLL paths for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), and ADCLK (60 MHz).
Peripheral coordination is managed via the Event Link Controller (ELC), enabling 83 internal event signals to trigger module actions-including MTU3a PWM generation, S12ADH conversion starts, and IWDT refresh-without CPU intervention. The MCU includes hardware safety features: MPU (8 regions), Trusted Memory (TM) for code protection, CRC calculator (CRCA), CAC clock accuracy monitoring, and DOCA for 32-bit data operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with single-precision FPU, 709 CoreMark @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); supports no-wait access to 1-Mbyte flash and 128-Kbyte SRAM |
| Memory | 1 Mbyte code flash, 32 Kbyte data flash (100k erase/write cycles), 128 Kbyte SRAM |
| Analog Peripherals | 24-channel 12-bit S12ADH ADC (0.9 µs min. conversion), 2-channel 12-bit R12DAb DAC, 4-channel CMPC comparator |
| Communication | 1-channel CAN FD (ISO 11898-1:2015), 13 SCI channels (SCIk/SCIm/SCIh), 2 RIIC, 1 RSPId (30 Mbps), 1 REMCa |
| Timers & Control | MTU3a (9 channels), 4× TMRb, 4× CMT, 2× CMTW, WDTA + IWDTa, RTCC with sub-clock support |
| Package & Environment | 144-pin LFQFP (PLQP0144KA-B, 20 × 20 mm, 0.5 mm pitch), G-grade (–40°C to +105°C) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply: 2.7–5.5 V (VCC), 3.0–5.5 V (AVCC0); AVCC0 ≥ VCC required |
| RES#, RESET | Reset input | Active-low asynchronous reset; triggers nine reset sources including POR, LVD, and software reset |
| MOSCXT1/2 | Main clock oscillator pins | Connects external 8–24 MHz crystal; enables PLL reference for 120 MHz ICLK generation |
| SOSCIN/SOSCOUT | Sub-clock oscillator pins | Supports 32.768 kHz crystal for RTC calendar/timekeeping; required for RTCC operation |
| TDI/TDO/TCK/TMS/TRST# | JTAG debug interface | IEEE 1149.1-compliant boundary scan and debug; enables full-speed emulation and flash programming |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART mode default; configurable as clock-synchronous, SPI, or I²C-compatible interface |
| CTX0/CRX0/CAN0_STB | CAN FD channel 0 | Differential CAN FD transceiver interface; complies with ISO 11898-1:2015 for standard/extended frames |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 83 internal event signals to trigger peripheral actions (e.g., MTU3a PWM start, S12ADH conversion) without CPU overhead or interrupt latency |
| Trusted Memory (TM) | Protects designated code flash regions from read-out; allows CPU instruction fetch only - critical for secure bootloader or IP protection |
| IEC 60730 Safety Support | Includes oscillation-stop detection, A/D self-diagnosis, RAM test assist (via DOC), CRCA, CAC, and register write protection for Class B compliance |
| Remote Control Signal Receiver (REMCa) | Dedicated hardware decoder for NEC, RC-5, and custom IR protocols with 8-byte FIFO and pattern-matching logic - offloads CPU in smart appliance UI |
| Port Output Enable 3 (POE3a) | Hardware-controlled high-impedance state for MTU3a waveform outputs; enables safe short-circuit detection and dead-time management in inverter drives |
Applications
| Industrial Motor Drive | Building Automation Gateway |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase BLDC/PMSM motors in HVAC compressors and pumps. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms via TFU trigonometric unit, generating complementary PWM via MTU3a with automatic dead-time insertion, and sampling current/voltage via S12ADH. Use Value: 120 MHz RXv3 core + hardware POE3a ensures deterministic PWM timing and fault-safe shutdown during overcurrent events. |
Use Scenario: Protocol translation hub connecting BACnet MS/TP, Modbus RTU, and KNX devices to Ethernet/IP backbone. IC Role / Device Role / Timing Role: Multi-protocol host managing concurrent SCI/RSPI/I²C peripherals; uses ELC to synchronize CAN FD diagnostics with RSPI firmware updates. Use Value: 13 SCI channels + dual RIIC + CAN FD enable simultaneous legacy fieldbus interfacing without external bridge ICs. |
| Smart Appliance Controller | IEC 60730-Certified Home Appliance |
Use Scenario: User interface and subsystem coordination in premium washing machines with touch HMI, water heating, and drum motion control. IC Role / Device Role / Timing Role: Central MCU handling REMCa IR decoding, real-time RTC-based cycle scheduling, and 12-bit R12DAb reference voltage for CMPC-based water-level sensing. Use Value: Integrated REMCa + RTC + analog comparators eliminate discrete IR receiver and timer ICs, reducing BOM count and PCB area. |
Use Scenario: Safety-critical oven control requiring Class B compliance per IEC 60730-1 for thermal runaway prevention and watchdog supervision. IC Role / Device Role / Timing Role: Primary safety monitor running self-tests (CAC clock validation, RAM DOC, CRCA checksums) alongside main application; IWDTa with window function enforces strict refresh timing. Use Value: On-chip safety peripherals - MPU, TM, register write protection - satisfy Annex H requirements without external safety monitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605AGFN#30 | Same RX660 Group, identical 144-pin LFQFP package and G-grade temp range, but with 512 Kbyte code flash instead of 1 Mbyte | Suitable where firmware size < 512 KB and cost sensitivity outweighs flash headroom | Select when application binary fits comfortably in 512 KB and budget constraints favor lower-cost variant |
| R5F566T5ADFP#30 | 100-pin LFQFP (PLQP0100KB-B), same G-grade, but reduced pin count (88 GPIO vs. 130), no JTAG, single R12DAb channel, no SOSC | Targeted at space-constrained designs omitting RTC and advanced debugging; lacks sub-clock oscillator and JTAG | Choose for compact form factors where RTC and full debug are non-essential and GPIO count ≤ 88 suffices |
Compared with R5F56604AGFN#30, R5F56605AGFN#30 trades flash capacity for cost while retaining identical peripheral set and package; R5F566T5ADFP#30 reduces footprint and debug capability to meet tighter mechanical and BOM targets - neither is pin-compatible, and both require PCB redesign.
Availability
R5F56604AGFN#30 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, and IEC 60730-certified home appliance controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F56604AGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX660 Group - including R5F56604AGFN#30 - was designed for high-integrity industrial control applications demanding real-time performance, functional safety, and rich connectivity, with emphasis on motor drive, building systems, and white goods.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604AGFN#30?
The R5F56604AGFN#30 operates at up to 120 MHz using the 32-bit RXv3 CPU core with single-precision floating-point unit (FPU) compliant with IEEE 754. It achieves 709 CoreMark at full speed and supports collective register bank save for low-latency interrupt handling. Its memory subsystem delivers no-wait access to both 1-Mbyte code flash and 128-Kbyte SRAM at 120 MHz.
Does the R5F56604AGFN#30 support real-time clock (RTC) functionality, and what are the requirements?
Yes, the R5F56604AGFN#30 supports RTC via the RTCC module, but requires the sub-clock oscillator (SOSC) to be enabled using an external 32.768 kHz crystal connected to SOSCIN/SOSCOUT pins. The device includes calendar/time counting modes, alarm and periodic interrupts, and time-capture on up to three pins. Without SOSC, RTCC must be disabled per the hardware manual initialization procedure.
What communication interfaces does the R5F56604AGFN#30 include, and which support CAN FD?
The R5F56604AGFN#30 integrates one CAN FD channel compliant with ISO 11898-1:2015 (supporting both standard and extended frames), 13 SCI channels (with flexible modes including UART, SPI, I²C, and LIN), two RIIC interfaces (400 kbps Fast Mode), one RSPId (30 Mbps), and one REMCa for IR signal reception. CAN FD is implemented in the dedicated CANFD module and uses CTX0/CRX0 pins.
How many analog-to-digital and digital-to-analog converter channels does the R5F56604AGFN#30 provide?
The R5F56604AGFN#30 includes a single 12-bit S12ADH analog-to-digital converter with 24 input channels and a minimum conversion time of 0.9 µs at 60 MHz ADCLK. It also provides two 12-bit R12DAb digital-to-analog converter channels, each capable of outputting 0 V to AVCC0 and usable as reference voltages for the four-channel CMPC analog comparators.
What safety and reliability features are built into the R5F56604AGFN#30 for IEC 60730 compliance?
The R5F56604AGFN#30 includes multiple hardware features for IEC 60730 Class B compliance: memory protection unit (MPU), Trusted Memory (TM) for code protection, register write protection, CRC calculator (CRCA), clock frequency accuracy measurement circuit (CAC), data operation circuit (DOCA), oscillation-stop detection, and A/D self-diagnosis. These enable robust self-test routines without external components.
R5F56604AGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 71
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604AGFN#30 FAQ
1.How can I place an order for R5F56604AGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604AGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604AGFN#30 reliable?
The price and inventory of R5F56604AGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604AGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F56604AGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604AGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604AGFN#30?
R5F56604AGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604AGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604AGFN#30?
For technical support, including R5F56604AGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604AGFN#30 requirements.
6.How does Aetrix verify that R5F56604AGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F56604AGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604AGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F56604AGFN#30?
All R5F56604AGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604AGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604AGFN#30 part is unused and in its original packaging.
Return procedure for R5F56604AGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604AGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

