Renesas R5F56604AGFP#10
- Part No.:
- R5F56604AGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F56604AGFP#10.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,361
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604AGFP#10 from Renesas is a 32-bit RXv3 microcontroller with 120 MHz maximum operating frequency, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, and integrated CAN FD, 12-bit A/D and D/A converters, RTC, and hardware FPU. It targets industrial control, motor drive, and safety-compliant embedded systems requiring deterministic real-time performance and IEC60730 support.
For engineers reviewing the R5F56604AGFP#10 datasheet, R5F56604AGFP#10 pinout, R5F56604AGFP#10 application, or R5F56604AGFP#10 equivalent, key selection criteria include its 144-pin LFQFP (PLQP0144KA-B) package, G-grade temperature range (–40°C to +105°C), sub-clock oscillator inclusion, JTAG/FINE debug interface, and full peripheral set including MTU3a, ELC, and Trusted Memory (TM) protection.
Technical Context
The R5F56604AGFP#10 implements the RXv3 CPU core with single-precision IEEE 754 FPU, 16 register banks for fast context switching, and MPU-based memory protection. Its clock system integrates main (8–24 MHz crystal), sub (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and fine-grained peripheral clock domains (ICLK up to 120 MHz, PCLKA/B/D at up to 120/60/60 MHz).
Peripheral integration includes CAN FD compliant with ISO 11898-1:2015, 13 SCI channels supporting asynchronous, SPI/I²C emulation, 2-channel R12DAb D/A with comparator reference capability, and S12ADH 12-bit A/D with 24 channels, self-diagnosis, and analog disconnection detection - all coordinated via the Event Link Controller (ELC) for interrupt-free inter-module triggering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with single-precision FPU, 709 CoreMark @120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); enables real-time deterministic execution in motor control loops |
| Memory | 1 Mbyte code flash (no-wait @120 MHz), 32 Kbyte data flash (100k erase cycles), 128 Kbyte SRAM (no-wait) |
| Temperature Range | G-version: –40°C to +105°C - qualified for under-hood automotive and industrial ambient environments |
| Package | 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch, with JTAG and sub-clock oscillator |
| Analog Peripherals | 24-channel 12-bit S12ADH A/D (0.9 µs min conversion), 2-channel 12-bit R12DAb D/A, 4-channel CMPC comparator |
| Communication | CAN FD (ISO 11898-1:2015), 13 SCI channels, 2 RIIC (I²C/SMBus), 1 RSPId (30 Mbps), 1 REMCa remote receiver |
| Safety Features | MPU, Trusted Memory (TM), CRC calculator (CRCA), CAC clock accuracy monitor, DOC-assisted RAM test |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply: 2.7–5.5 V (VCC), 3.0–5.5 V (AVCC0); supports direct 5 V operation without level shifters |
| XTAL, EXTAL | Main clock oscillator terminals | Connects 8–24 MHz crystal for PLL reference; enables high-accuracy system timing and CAN FD bit rate stability |
| RTCXTAL, RTCEXTAL | Sub-clock oscillator terminals | Connects 32.768 kHz crystal for RTC calendar/timekeeping during deep software standby mode |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers nine distinct reset sources including POR, LVD, and watchdog underflow |
| TMS, TDI, TDO, TCK, TRST# | JTAG debug interface | Full IEEE 1149.1 boundary-scan and debug access; enables in-circuit programming and real-time trace |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART pins for bootloader, diagnostics, or host communication; configurable baud rate generator |
| CTX0, CRX0 | CAN FD channel 0 | Differential CAN transceiver interface; supports ISO 11898-1:2015 standard/extended frames up to 5 Mbps |
| AD00–AD23 | Analog input channels | 24 dedicated pins for S12ADH A/D converter; support programmable sampling time per channel and disconnection detection |
| DA0, DA1 | D/A output channels | 2 buffered voltage outputs (0–AVCC0); usable as precision reference for CMPC comparators or analog feedback |
| MTIOC0A–MTIOC8A | MTU3a waveform I/O | 9-channel timer I/O for PWM, complementary PWM, phase counting, and dead-time compensated motor control |
Key Features
| Feature | Design Value |
|---|---|
| Trusted Memory (TM) Protection | Prevents unauthorized read-out of firmware in code flash; only CPU instruction fetch allowed in TM target area |
| Event Link Controller (ELC) | Enables 83 internal event signals to trigger peripheral actions (e.g., MTU start → A/D conversion) without CPU intervention |
| Deep Software Standby Mode | RTC continues running while CPU and most peripherals are halted; wakeup latency < 10 µs from external interrupt |
| IEC60730 Safety Support | Includes oscillation-stop detection, A/D self-test, RAM test assist (DOC), CRCA, and register write protection for Class B compliance |
| Floating-Point Unit (FPU) | IEEE 754 single-precision hardware accelerator; eliminates software library overhead in motor control and sensor fusion |
| Background Operation (BGO) | Code/data flash programming and erasing occur concurrently with application execution - no CPU stall required |
Applications
| Industrial PLC I/O Module | Motor Drive Control Unit |
|---|---|
Use Scenario: Compact programmable logic controller with analog input conditioning, digital I/O expansion, and fieldbus connectivity. IC Role / Device Role / Timing Role: Main system controller executing ladder logic, managing 24-channel A/D acquisition, CAN FD fieldbus communication, and real-time I/O scheduling via ELC. Use Value: Integrated 12-bit A/D with disconnection detection ensures sensor integrity; 120 MHz RXv3 core delivers sub-100 µs scan cycle times for deterministic control. | Use Scenario: Inverter control board for HVAC compressors or industrial pumps requiring precise 3-phase PWM generation and current sensing. IC Role / Device Role / Timing Role: Real-time motor controller generating complementary PWM waveforms with automatic dead-time insertion using MTU3a, synchronized to A/D sampling. Use Value: MTU3a's reset-synchronized PWM and simultaneous register update eliminate phase skew; FPU accelerates Clarke/Park transforms for vector control. |
| Automotive Body Control Module | Smart Energy Metering Gateway |
Use Scenario: Under-hood BCM managing lighting, fan speed, and diagnostic reporting in extended temperature environments. IC Role / Device Role / Timing Role: G-grade MCU handling CAN FD messaging, PWM-driven fan control, RTC-based event logging, and watchdog supervision. Use Value: –40°C to +105°C rating ensures reliability; independent IWDT with window function prevents runaway firmware in safety-critical functions. | Use Scenario: DIN-rail mounted gateway aggregating smart meter data over RS485 (SCI), storing logs in data flash, and transmitting via CAN FD or Ethernet (external PHY). IC Role / Device Role / Timing Role: Data concentrator with secure firmware (TM), tamper-resistant RTC timestamping, and CRC-protected communication stacks. Use Value: 32 Kbyte reprogrammable data flash supports 10+ years of daily log storage; CRCA and CAC enable cryptographic and clock integrity verification per IEC 62056. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605AGFP#10 | Same RX660 Group, identical package and pinout, but 512 Kbyte code flash (vs. 1 Mbyte) | Suitable where firmware size < 512 KB and cost sensitivity outweighs future scalability needs | Select when flash headroom is not required and BOM cost reduction is prioritized |
| R5F566T4AGFP#10 | Same footprint and peripheral set, but RX66T subgroup - adds hardware trigonometric unit (TFU) and enhanced MTU3 for servo control | Better suited for high-precision servo drives requiring real-time sin/cos/arctan computation | Choose when TFU-accelerated motion control algorithms are central to the application |
Compared with R5F56605AGFP#10, the R5F56604AGFP#10 provides double code flash capacity for complex protocol stacks or OTA updates; versus R5F566T4AGFP#10, it omits the TFU but retains identical real-time control latency and safety features - making it optimal for general-purpose industrial automation where computational load is moderate.
Availability
R5F56604AGFP#10 is available at Aetrix Electronics and suitable for industrial PLCs, motor drive inverters, automotive body controllers, and smart energy gateways requiring stable component supply across multi-year production cycles.
Supply support for R5F56604AGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in microcontrollers, analog, and power devices.
The RX660 Group is designed for industrial automation and safety-critical applications demanding high performance, functional safety support (IEC60730), and rich analog/motor control peripherals - with R5F56604AGFP#10 representing the top-tier 1-Mbyte flash, 144-pin variant.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604AGFP#10?
The R5F56604AGFP#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core with integrated single-precision floating-point unit (FPU). It achieves 709 CoreMark score at this speed and supports collective register bank save, memory protection unit (MPU), and IEEE 754-compliant arithmetic - enabling deterministic real-time execution in motor control and industrial automation applications where the R5F56604AGFP#10 serves as the primary system controller.
Does the R5F56604AGFP#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604AGFP#10 integrates a CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames at data rates up to 5 Mbps. This capability is confirmed in the official Renesas datasheet R01DS0393EJ0100 and enables the R5F56604AGFP#10 to serve as a robust fieldbus node in industrial networks and automotive body control systems requiring higher bandwidth than classical CAN.
What package type and pin count does the R5F56604AGFP#10 use?
The R5F56604AGFP#10 uses a 144-pin Low-profile Quad Flat Package (LFQFP) with designation PLQP0144KA-B - measuring 20 × 20 mm with 0.5 mm lead pitch. This package includes both JTAG and sub-clock oscillator functionality, distinguishing it from lower-pin-count variants and confirming its suitability for full-featured applications requiring RTC, debug visibility, and maximum peripheral access - as specified for the R5F56604AGFP#10 in Renesas documentation.
How much on-chip memory does the R5F56604AGFP#10 provide, and what are its key attributes?
The R5F56604AGFP#10 provides 1 Mbyte of on-chip code flash memory (no-wait access at 120 MHz), 32 Kbytes of reprogrammable data flash (rated for 100,000 erase/write cycles), and 128 Kbytes of SRAM (no-wait access). These memory resources support background programming/erasing (BGO), Trusted Memory (TM) protection, and ECC-protected access - making the R5F56604AGFP#10 appropriate for secure, long-life embedded applications where firmware integrity and data retention are critical.
What safety and reliability features does the R5F56604AGFP#10 include for IEC60730 compliance?
The R5F56604AGFP#10 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, A/D converter self-diagnosis and analog input disconnection detection, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with window function, RAM test assistance via DOC, CRC calculator (CRCA), and register write protection. These capabilities are explicitly documented in the R01DS0393EJ0100 datasheet and directly support the R5F56604AGFP#10's deployment in certified household and industrial appliances.
R5F56604AGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 91
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604AGFP#10 FAQ
1.How can I place an order for R5F56604AGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604AGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604AGFP#10 reliable?
The price and inventory of R5F56604AGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604AGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F56604AGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604AGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604AGFP#10?
R5F56604AGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604AGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604AGFP#10?
For technical support, including R5F56604AGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604AGFP#10 requirements.
6.How does Aetrix verify that R5F56604AGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604AGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604AGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F56604AGFP#10?
All R5F56604AGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604AGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604AGFP#10 part is unused and in its original packaging.
Return procedure for R5F56604AGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604AGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

