Renesas R5F56604CGFN#10
- Part No.:
- R5F56604CGFN#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F56604CGFN#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,703
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604CGFN#10 from Renesas Electronics is a 32-bit RXv3 core microcontroller operating at up to 120 MHz, featuring 1 Mbyte on-chip code flash, 128 Kbytes SRAM, 32 Kbytes data flash, CAN FD interface, 12-bit A/D and D/A converters, and real-time clock with sub-clock oscillator support - deployed in industrial HMI, motor control, and smart sensor nodes requiring deterministic timing and IEC 60730 compliance.
For engineers reviewing the R5F56604CGFN#10 datasheet, R5F56604CGFN#10 pinout, R5F56604CGFN#10 application, or R5F56604CGFN#10 equivalent, key selection criteria include 144-pin LFQFP package compatibility, G-grade (–40°C to +105°C) temperature rating, integrated FPU for floating-point math, ELC-driven event-triggered peripheral coordination, and dual 12-bit DAC outputs usable as analog comparator references.
Technical Context
The R5F56604CGFN#10 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, and 16-register bank save for fast context switching. It integrates an Event Link Controller (ELC) enabling 83 internal event signals to trigger peripheral operations-including MTU3a PWM generation, S12ADH conversion starts, and CMPC comparisons-without CPU intervention.
Its clock system combines a 8–24 MHz main crystal oscillator, 32.768 kHz sub-clock for RTC, and selectable on-chip oscillators (LOCO/HOCO/IWDT), with independent PLL and frequency dividers for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), and ADCLK (60 MHz). Power management includes four low-power modes, deep software standby with RTC active, and voltage monitoring across three LVD levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 113 instructions |
| Memory | 1 Mbyte code flash (no-wait @120 MHz), 32 Kbytes data flash (100k write cycles), 128 Kbytes SRAM (no-wait) |
| Analog Peripherals | 24-channel 12-bit S12ADH ADC (0.9 µs/ch), 2-channel 12-bit R12DAb DAC, 4-channel CMPC, on-die temperature sensor (±1.0°C) |
| Timers & Control | MTU3a (9 channels), TMRb (4×8-bit), CMT/CMTW (8×16/2×32-bit), IWDT & WDTA, RTCC with calendar mode |
| Communication | CAN FD (ISO 11898-1:2015), 13 SCI variants (async/sync/I²C/SPI/LIN), 2 RIIC (400 kbps), 1 RSPId (30 Mbps), 1 REMCa |
| Package & Environment | 144-pin LFQFP (PLQP0144KA-B, 20×20 mm, 0.5 mm pitch), G-grade (–40°C to +105°C), 2.7–5.5 V supply |
| Safety & Debug | MPU (8 regions), Trusted Memory (TM), CRCA (8/32-bit CRC), CAC clock accuracy monitor, JTAG + FINE debug |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 | Core & analog power supply | 2.7–5.5 V digital supply; AVCC0 must be ≥ VCC and 3.0–5.5 V for analog peripherals |
| RES# | Active-low reset input | Asynchronous hardware reset; internal POR/LVD also generate reset events |
| XTAL / EXTAL | Main clock oscillator terminals | Connect 8–24 MHz crystal; supports external clock input or oscillator bypass mode |
| RTCXTAL / RTCXTAL | Sub-clock oscillator terminals | Connect 32.768 kHz crystal for RTCC operation and deep standby timekeeping |
| TDI / TDO / TCK / TMS | JTAG debug interface | IEEE 1149.1-compliant boundary scan and debug; supports full-speed tracing |
| TXDn / RXDn | SCI asynchronous serial I/O | Up to 13 configurable SCI channels; SCIm supports 16-byte FIFOs for burst transfers |
| CANFD_TX / CANFD_RX | CAN FD physical layer interface | Differential pair supporting ISO 11898-1:2015 standard/extended frames up to 5 Mbps |
| AD00–AD23 | Analog input channels | 24 dedicated pins for S12ADH; support self-diagnosis and disconnection detection |
| DA0 / DA1 | Analog output channels | 2-channel 12-bit R12DAb DAC outputs; configurable as reference voltage for CMPC comparators |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 83 internal event sources (e.g., timer overflow, ADC completion) to directly trigger peripheral actions without CPU ISR overhead |
| Trusted Memory (TM) | Protects designated code flash regions from read-out; only CPU instruction fetch is permitted, blocking debugger or external access |
| Background Operation (BGO) | Allows simultaneous code flash programming/erasing and CPU execution - critical for firmware updates in live systems |
| IEC 60730 Safety Support | Includes oscillation-stop detection, RAM test assist (DOC), CRCA, CAC, register write protection, and A/D self-test functions |
| Floating-Point Unit (FPU) | Hardware-accelerated single-precision math per IEEE 754; eliminates software library latency in motor control and sensor fusion |
Applications
| Industrial Motor Drive | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors with real-time current sensing and PWM dead-time compensation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm via FPU, generating complementary PWM via MTU3a, sampling current/voltage via S12ADH, and managing CAN FD diagnostics. Use Value: 120 MHz CPU + ELC-synchronized ADC triggers + 32-bit CMTW timers enable sub-microsecond loop timing; dual DACs provide stable reference for current-sense amplifiers. | Use Scenario: Polyphase electricity meter with harmonic analysis, tamper detection, and secure firmware updates over PLC or RF link. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations (via TFU), secure boot (TM), tamper logging (data flash), and communication (CAN FD/SCI). Use Value: 32 Kbytes data flash rated for 100,000 writes stores lifetime energy logs; CRCA and CAC validate clock integrity for time-stamped billing records. |
| Automotive Body Control Module | Industrial HMI Controller |
Use Scenario: Centralized vehicle body electronics managing lighting, window lift, door locks, and LIN-connected sensors. IC Role / Device Role / Timing Role: MCU coordinating multiple LIN slaves (via SCIh), driving PWM dimmable LEDs, monitoring switch inputs, and communicating via CAN FD to gateway. Use Value: G-grade temperature range (–40°C to +105°C) ensures reliability under hood; 133 GPIOs with 5-V tolerance simplify interface to legacy automotive sensors. | Use Scenario: Touch-enabled operator panel with local logic, alarm handling, and Ethernet/USB connectivity to PLC or SCADA. IC Role / Device Role / Timing Role: Real-time UI engine running FreeRTOS, rendering graphics, processing touch interrupts, and managing RSPI-connected display memory. Use Value: 128 Kbytes zero-wait SRAM enables double-buffered GUI frame storage; RSPId's 30 Mbps throughput drives high-refresh-rate displays without CPU bottlenecks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605CGFN#10 | Same RX660 Group, identical package and pinout, but 512 Kbyte code flash instead of 1 Mbyte | Suitable where firmware footprint is <512 KB and cost sensitivity outweighs future scalability needs | Select when BOM cost reduction is prioritized and flash headroom is confirmed sufficient for final firmware + OTA update image |
| R5F566T4CGFN#10 | RX66T variant: adds hardware trigonometric function unit (TFU), enhanced MTU3 for encoder position capture, and higher ADC sampling rate (0.6 µs) | Optimized for servo drive and robotics where real-time sine/cosine computation and encoder interpolation are required | Choose for motion control applications demanding hardware-accelerated angle math and precise position feedback timing |
Compared with R5F56604CGFN#10, R5F56605CGFN#10 reduces flash capacity without altering peripheral set or speed, while R5F566T4CGFN#10 extends real-time math and position control capabilities at the expense of broader general-purpose flexibility.
Availability
R5F56604CGFN#10 is available at Aetrix Electronics and suitable for industrial motor drives, smart energy meters, automotive body controllers, and HMI panels requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F56604CGFN#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX660 Group - including R5F56604CGFN#10 - was designed for high-integrity industrial applications requiring functional safety (IEC 60730), deterministic real-time performance, and rich analog/motor control peripherals in a scalable 144-pin package.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604CGFN#10?
The R5F56604CGFN#10 features a 32-bit RXv3 CPU core with a maximum operating frequency of 120 MHz and achieves 709 CoreMark. It includes a single-precision IEEE 754 floating-point unit (FPU), 16-register bank save, and support for little-endian or big-endian data arrangement. The R5F56604CGFN#10 executes instructions in one cycle per state and supports 113 instructions including DSP and floating-point operations.
Does the R5F56604CGFN#10 support CAN FD, and what protocol compliance does it offer?
Yes, the R5F56604CGFN#10 integrates a CAN FD module compliant with ISO 11898-1:2015, supporting both standard (11-bit) and extended (29-bit) frame formats at data rates up to 5 Mbps. It includes message buffering, error handling, and loopback self-test modes. The R5F56604CGFN#10's CAN FD peripheral operates synchronously with PCLKA and supports automatic retransmission and bus-off recovery without CPU intervention.
What are the memory resources available on the R5F56604CGFN#10?
The R5F56604CGFN#10 provides 1 Mbyte of on-chip code flash memory with no-wait-state access at 120 MHz, 32 Kbytes of reprogrammable data flash memory (rated for 100,000 erase/write cycles), and 128 Kbytes of zero-wait-state SRAM. It also includes a 12-byte unique ID and supports Trusted Memory (TM) protection for secure code regions. All memory blocks are accessible via the 4-Gbyte linear address space of the RXv3 core.
How does the R5F56604CGFN#10 support functional safety standards like IEC 60730?
The R5F56604CGFN#10 includes multiple hardware features for IEC 60730 Class B compliance: oscillation-stoppage detection for main/sub clocks, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), memory protection unit (MPU), register write protection, RAM test assist (DOC), and analog self-diagnostic functions for the A/D converter. These are documented in the R5F56604CGFN#10 hardware manual and supported by Renesas' safety application notes and certification packages.
What package type and thermal specifications apply to the R5F56604CGFN#10?
The R5F56604CGFN#10 is supplied in a 144-pin LFQFP package designated PLQP0144KA-B: 20 × 20 mm body, 0.5 mm pitch, with exposed thermal pad. It is rated for the G-grade industrial temperature range of –40°C to +105°C and operates from a single 2.7–5.5 V supply. The package supports lead-free assembly and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3).
R5F56604CGFN#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604CGFN#10 FAQ
1.How can I place an order for R5F56604CGFN#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604CGFN#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604CGFN#10 reliable?
The price and inventory of R5F56604CGFN#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604CGFN#10 is usually 5 days.
3.What payment methods are accepted for R5F56604CGFN#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604CGFN#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604CGFN#10?
R5F56604CGFN#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604CGFN#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604CGFN#10?
For technical support, including R5F56604CGFN#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604CGFN#10 requirements.
6.How does Aetrix verify that R5F56604CGFN#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604CGFN#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604CGFN#10 meets industry standards.
7.What is the process for return or replacement of R5F56604CGFN#10?
All R5F56604CGFN#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604CGFN#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604CGFN#10 part is unused and in its original packaging.
Return procedure for R5F56604CGFN#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604CGFN#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

