Renesas R5F56604DGFB#10
- Part No.:
- R5F56604DGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56604DGFB#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,078
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604DGFB#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring 1 MB code flash, 128 KB SRAM, 32 KB data flash, CAN FD interface, 12-bit A/D and D/A converters, and real-time clock with sub-clock oscillator support - deployed in industrial motor control, building automation gateways, and IEC 60730-compliant appliance controllers.
For engineers reviewing the R5F56604DGFB#10 datasheet, R5F56604DGFB#10 pinout, R5F56604DGFB#10 application, or R5F56604DGFB#10 equivalent, key selection criteria include its 144-pin LFQFP (PLQP0144KA-B) package, JTAG/FINE debug support, 2.7–5.5 V single-supply operation, -40°C to +105°C G-grade temperature range, and integrated safety features including MPU, Trusted Memory, and CRC calculator.
Technical Context
The R5F56604DGFB#10 implements the RXv3 CPU core with single-precision FPU compliant with IEEE 754, delivering 709 CoreMark at 120 MHz. It integrates an event-link controller (ELC) enabling interrupt-free inter-module triggering and supports background programming/erasing for both code and data flash memory.
Its clock system includes main (8–24 MHz crystal), sub-clock (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and frequency-division paths for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKD (60 MHz), and BCLK (40 MHz). The device includes a 12-bit S12ADH A/D converter with 24 channels and 0.9 µs minimum conversion time at 60 MHz ADCLK.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with FPU, 120 MHz max, 709 CoreMark performance |
| Memory | 1 MB code flash (no-wait at 120 MHz), 128 KB SRAM (no-wait), 32 KB data flash (100k write cycles) |
| Operating Voltage | 2.7–5.5 V supply (VCC); AVCC0 = 3.0–5.5 V, supporting 5-V-tolerant I/O on 4 pins |
| Temperature Range | G-version: –40°C to +105°C, qualified for extended industrial applications |
| Package | 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch, with JTAG and sub-clock oscillator |
| Peripherals | CAN FD (ISO 11898-1:2015), 13 SCI channels, 2 RIIC, 1 RSPI, 24-channel 12-bit A/D, 2-channel 12-bit D/A, 4-channel comparator, RTC, REMC |
| Safety Features | MPU (8 regions), Trusted Memory (TM), register write protection, CRCA (8/32-bit CRC), CAC, DOCA, IEC 60730 self-test support |
Pinout & Package
144-pin Low-profile Quad Flat Package (LFQFP), PLQP0144KA-B, 20 × 20 mm body, 0.5 mm pitch, exposed pad not specified, RoHS-compliant, moisture sensitivity level (MSL) 3 per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply (2.7–5.5 V); AVCC0 must be ≥ VCC and powers A/D, D/A, comparators |
| RES# | Active-low reset input | Asynchronous hardware reset; low pulse ≥ 100 ns initiates full chip reset sequence |
| CLKIN, CLKOUT | Main clock oscillator terminals | Connect external 8–24 MHz crystal; internal oscillator circuit enables PLL reference clock generation |
| XT1, XT2 | Sub-clock oscillator terminals | Connect 32.768 kHz crystal for RTC and low-power timing; required for RTCC operation |
| TMS, TDI, TDO, TCK | JTAG debug interface | IEEE 1149.1-compliant boundary-scan and debug access; supports full-speed emulation and flash programming |
| MD0, MD1 | Mode setting pins | Determine boot mode (single-chip, SCI boot, FINE boot, user boot) at power-on reset |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive interrupt request pins, configurable as wake-up sources from low-power modes |
| MTIOC0A–MTIOC8A | MTU3a waveform I/O | 16-bit timer PWM/complementary PWM outputs with dead-time control; used for motor phase control |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Accept external or module-generated (MTU/TMR/ELC) start signals for synchronized sampling |
| CANFD_TX, CANFD_RX | CAN FD physical layer interface | Differential pair for ISO 11898-1:2015-compliant high-speed (≤5 Mbps) and flexible data-rate communication |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 83 internal event signals to trigger peripheral operations (e.g., MTU start, A/D conversion) without CPU intervention or interrupts |
| Background Operation (BGO) | Code/data flash programming and erasing execute concurrently with application code execution, minimizing downtime |
| Trusted Memory (TM) | Prevents unauthorized read-out of critical firmware sections in code flash; only CPU instruction fetch is permitted in TM target area |
| IEC 60730 Safety Support | Includes oscillation-stop detection, A/D disconnection check, RAM test assist (DOC), CAC, CRCA, and register write protection |
| Remote Control Signal Receiver (REMC) | Dedicated hardware block for NEC/RC-5 protocol decoding with 8-byte buffer and pattern-matching logic, offloading CPU |
| Floating-Point Unit (FPU) | Single-precision IEEE 754 compliant unit integrated into RXv3 core, accelerating trigonometric, filtering, and control-loop math |
Applications
| Industrial Motor Drive | Smart Building Gateway |
|---|---|
|
Use Scenario: Closed-loop vector control of 3-phase BLDC/PMSM motors in HVAC compressors and pumps. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm via FPU, generating complementary PWM via MTU3a with dead-time compensation, and sampling current/voltage via 24-channel A/D. Use Value: Enables precise torque/speed regulation with <1 µs PWM timing resolution and synchronized multi-channel sampling at 60 MHz ADCLK. |
Use Scenario: Protocol translation and local decision-making node aggregating BACnet MS/TP, Modbus RTU, and KNX devices in commercial HVAC systems. IC Role / Device Role / Timing Role: Dual-role communications hub managing concurrent CAN FD (field bus), RSPI (sensor SPI), and multiple SCI (Modbus/BACnet serial) interfaces with ELC-synchronized data routing. Use Value: Eliminates host MCU polling overhead via ELC-triggered transfers and supports deterministic response under 10 ms latency requirements. |
| White Goods Appliance Control | Industrial Safety PLC Module |
|
Use Scenario: IEC 60730 Class B-compliant washing machine main controller monitoring door lock, water level, temperature, and motor status. IC Role / Device Role / Timing Role: Safety-certified MCU performing runtime self-tests (RAM DOC, oscillator monitoring, A/D disconnection check), controlling relay drivers, and managing user interface via SCI/RIIC. Use Value: Reduces certification effort with built-in safety mechanisms including MPU-protected memory zones and Trusted Memory for bootloader integrity. |
Use Scenario: Compact distributed I/O module for SIL2-rated machinery control requiring dual-channel diagnostics and fail-safe shutdown. IC Role / Device Role / Timing Role: Deterministic real-time controller executing safety logic with watchdog supervision (IWDT + WDTA), CRC-protected firmware updates, and redundant analog input validation via dual A/D channels. Use Value: Meets IEC 61508 requirements through hardware-enforced separation (MPU), error detection (CRCA/CAC), and independent clock domains for fault isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605DGFB#10 | Same RX660 Group, identical 144-pin LFQFP package and peripherals, but with 512 KB code flash instead of 1 MB | Suitable where firmware size ≤ 512 KB and cost optimization is prioritized over future scalability | Select when flash headroom is not required and BOM cost reduction is critical; no PCB or software changes needed |
| R5F56606DGFB#10 | Same package and memory sizes, but lacks CAN FD module (replaced by additional SCI channels) | Preferred for serial-heavy applications (e.g., multi-protocol sensor concentrators) without fieldbus requirements | Choose when CAN FD is unnecessary and higher SCI count (13 → 14 channels) improves system integration density |
Compared with R5F56604DGFB#10, the R5F56605DGFB#10 reduces flash capacity while maintaining identical safety and timing features, whereas the R5F56606DGFB#10 trades CAN FD for expanded serial connectivity - both retain the same G-grade temperature rating, ELC architecture, and IEC 60730 support stack.
Availability
R5F56604DGFB#10 is available at Aetrix Electronics and suitable for industrial motor control, smart building gateways, and IEC 60730-compliant appliance controllers requiring stable component supply across extended temperature and long product lifecycles.
Supply support for R5F56604DGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX660 Group, including R5F56604DGFB#10, was designed for high-integrity industrial applications demanding real-time performance, functional safety compliance (IEC 60730/61508), and rich connectivity - especially where CAN FD, precision analog, and deterministic event handling are essential.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56604DGFB#10?
The R5F56604DGFB#10 operates at a maximum frequency of 120 MHz and achieves 709 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with integrated single-precision FPU, barrel shifter, and 32×32→64-bit multiplier - all running without wait states on 1 MB code flash and 128 KB SRAM.
Does the R5F56604DGFB#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604DGFB#10 includes one CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames at data rates up to 5 Mbps. Its CAN FD implementation includes bit-rate switching, flexible data-length payloads (up to 64 bytes), and hardware message filtering - confirmed in the R01DS0393EJ0100 datasheet section 1.1 and Table 1.1.
What package type and pin count does the R5F56604DGFB#10 use?
The R5F56604DGFB#10 uses a 144-pin Low-profile Quad Flat Package (LFQFP) with part code PLQP0144KA-B: 20 × 20 mm body, 0.5 mm pitch, and includes both JTAG and sub-clock oscillator functionality. This matches the "144-pin LFQFP with JTAG interface and sub-clock oscillator" configuration detailed in Table 1.2 of the RX660 datasheet.
What safety and reliability features are integrated into the R5F56604DGFB#10 for industrial use?
The R5F56604DGFB#10 integrates MPU (8 protection regions), Trusted Memory (TM) for code flash read protection, register write protection, CRCA (8/32-bit CRC), CAC (clock accuracy monitoring), DOCA (data operation circuit), and comprehensive IEC 60730 self-test functions - including oscillation-stop detection, A/D disconnection check, and RAM test assist - all documented in Section 1.1 and Chapter 27 of R01DS0393EJ0100.
How does the Event Link Controller (ELC) enhance real-time performance in the R5F56604DGFB#10?
The ELC in the R5F56604DGFB#10 allows 83 internal event signals (e.g., timer compare match, A/D end-of-conversion) to directly trigger peripheral actions (e.g., MTU start, D/A update) without CPU or interrupt latency. This enables deterministic, low-jitter operation - such as synchronized PWM and sampling - even during deep software standby, as specified in Section 1.1 and Figure 27.1 of the datasheet.
R5F56604DGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 131
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604DGFB#10 FAQ
1.How can I place an order for R5F56604DGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604DGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604DGFB#10 reliable?
The price and inventory of R5F56604DGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604DGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F56604DGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604DGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604DGFB#10?
R5F56604DGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604DGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604DGFB#10?
For technical support, including R5F56604DGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604DGFB#10 requirements.
6.How does Aetrix verify that R5F56604DGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604DGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604DGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F56604DGFB#10?
All R5F56604DGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604DGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604DGFB#10 part is unused and in its original packaging.
Return procedure for R5F56604DGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604DGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

