Renesas R5F56604DGFN#10
- Part No.:
- R5F56604DGFN#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F56604DGFN#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604DGFN#10 from Renesas is a 32-bit RXv3 core MCU operating at up to 120 MHz, delivering 709 CoreMark performance, with 1 MB on-chip code flash, 128 KB SRAM, and 32 KB data flash. It integrates CAN FD (ISO 11898-1:2015), 12-bit A/D (24 channels), dual 12-bit D/A, 4-channel analog comparator, RTC, and remote control signal receiver - deployed in industrial motor control and automotive body electronics.
For engineers reviewing the R5F56604DGFN#10 datasheet, R5F56604DGFN#10 pinout, R5F56604DGFN#10 application, or R5F56604DGFN#10 equivalent, key selection criteria include 120-MHz real-time deterministic execution, IEC60730-compliant safety features (MPU, CAC, IWDT, DOC, CRCA), and full peripheral integration for embedded control without external timing or signal conditioning.
Technical Context
The R5F56604DGFN#10 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, 16 register banks for fast context switching, and memory protection unit (MPU) supporting eight configurable regions down to 16-byte granularity. Its clock system combines 8–24 MHz main oscillator, 32.768 kHz sub-clock, and selectable HOCO/LOCO sources feeding a PLL for precise 120 MHz ICLK generation.
Peripheral coordination is managed via the Event Link Controller (ELC), enabling 83 internal event signals to trigger timer operations, A/D conversions, or GPIO state changes without CPU intervention - critical for low-latency motor phase control and real-time sensor fusion in deep software standby mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 113 instructions including DSP and floating-point ops |
| Memory | 1 MB code flash (no-wait @ 120 MHz), 32 KB data flash (100k erase cycles), 128 KB SRAM (no-wait) |
| ADC | 12-bit S12ADH, 24 input channels, 0.9 µs min conversion time @ 60 MHz ADCLK, self-diagnostic & disconnection detection |
| CAN FD | 1 channel compliant with ISO 11898-1:2015, supports standard and extended frames, integrated error handling and bit-rate switching |
| Timers | MTU3a (9 channels), TMRb (4×8-bit), CMT (4×16-bit), CMTW (2×32-bit), IWDT (14-bit, dedicated 120-kHz oscillator) |
| Package & Temp | 144-pin LFQFP (PLQP0144KA-B, 20 × 20 mm, 0.5 mm pitch), G-version: –40°C to +105°C |
| Safety Features | MPU, Trusted Memory (TM), register write protection, CAC, CRCA (8/32-bit), DOCA, IEC60730 support functions |
Pinout & Package
144-pin Low-profile Quad Flat Package (LFQFP), PLQP0144KA-B, 20 × 20 mm, 0.5 mm pitch, exposed pad, RoHS-compliant. Pinout validated per Renesas R01DS0393EJ0100 Rev.1.00, pages 4–5 and Table 1.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 | Power supply | Core/analog supply: 2.7–5.5 V (VCC), 3.0–5.5 V (AVCC0); supports 5-V tolerant I/O operation |
| RES# | Reset input | Active-low asynchronous reset; initiates nine reset types including POR, LVD, and deep software standby release |
| CLKIN / CLKOUT | Main clock interface | Accepts 8–24 MHz crystal; drives PLL reference; CLKOUT provides buffered output for system clock distribution |
| RTCXT1 / RTCXT2 | Sub-clock oscillator | Connects 32.768 kHz crystal for RTC and low-power wake-up; required for RTCC operation per datasheet Note 1 |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART mode; supports LIN, smart-card, SPI/I²C emulation; ELC-linked start/stop control |
| CTX0 / CRX0 | CAN FD channel 0 | Differential CAN transceiver interface; complies with ISO 11898-1:2015 physical layer; supports FD data rates up to 5 Mbps |
| AD00–AD23 | Analog inputs | 24-channel 12-bit A/D converter inputs; each configurable for sampling time, group priority, and digital comparison |
| DA0 / DA1 | Digital-to-analog outputs | 2×12-bit voltage outputs (0–AVCC0); usable as comparator reference voltages; ELC-triggered update |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 83 internal event signals enable hardware-triggered peripheral chaining (e.g., MTU PWM edge → A/D start → CRCA checksum) without CPU overhead |
| IEC60730 Safety Support | Integrated oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), clock accuracy monitor (CAC), and register write protection meet Class B requirements |
| Low-Power Operation | Four modes including deep software standby with RTC active; sub-clock oscillator enables <1 µA retention current while maintaining calendar time |
| Trusted Memory (TM) | Code flash region protected against read-out; only CPU instruction fetch allowed - prevents firmware extraction in secure boot applications |
| Remote Control Signal Receiver (REMC) | Hardware-accelerated IR protocol decoding with 8-byte FIFO, header/data pattern matching, and TMR/sub-clock clock source selection |
Applications
| Industrial Motor Drive | Automotive Body Control Module (BCM) |
|---|---|
|
Use Scenario: Closed-loop field-oriented control of 3-phase BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms using MTU3a complementary PWM with dead-time compensation, synchronized A/D sampling, and ELC-triggered current feedback. Use Value: 120 MHz deterministic timing ensures <1 µs PWM jitter; dual 12-bit D/A outputs provide programmable reference voltages for analog comparator-based overcurrent protection. |
Use Scenario: Centralized lighting, window lift, and door lock control with LIN/CAN FD communication and diagnostics. IC Role / Device Role / Timing Role: CAN FD node managing high-speed body network messaging; SCIh/LIN interface for sub-node communication; RTC for timestamped fault logging. Use Value: Integrated CAN FD PHY interface eliminates external transceiver; 105°C rating enables under-hood deployment; IEC60730 features satisfy automotive functional safety requirements. |
| Smart Home Appliance Control | Medical Diagnostic Equipment |
|
Use Scenario: Washing machine drum control with water level sensing, temperature monitoring, and remote IR command reception. IC Role / Device Role / Timing Role: REMCa decodes NEC/RC-5 IR commands; S12ADH measures thermistor and pressure sensor outputs; MTU3a generates variable-frequency drive signals. Use Value: On-chip REMC eliminates external IR decoder IC; 12-bit A/D with self-diagnostic detects open-circuit sensors; 5-V tolerant I/O interfaces directly with legacy appliance switches. |
Use Scenario: Portable blood glucose meter requiring precision analog measurement, secure firmware storage, and battery-efficient operation. IC Role / Device Role / Timing Role: High-accuracy 12-bit A/D converts electrochemical sensor output; data flash stores calibration coefficients; TM protects diagnostic algorithm IP. Use Value: ±1.0°C on-die temperature sensor enables automatic ADC offset correction; 100,000-cycle data flash supports lifetime calibration updates; deep standby extends battery life beyond 1 year. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605DGFN#10 | Same RX660 Group, identical package and pinout, but 512 KB code flash instead of 1 MB; same peripherals and clocking | Suitable where firmware size <512 KB and cost sensitivity outweighs future scalability needs | Select when BOM cost reduction is prioritized and flash headroom is confirmed sufficient for final firmware image + OTA space |
| R5F566T5DDFK#30 | 100-pin LFQFP (PLQP0100KB-B); reduced I/O count (88 vs. 130), no JTAG, single D/A channel, 17-channel A/D | Better suited for space-constrained designs with lower peripheral density and no debug-in-field requirement | Choose for compact consumer devices where footprint and unit cost are critical, and CAN FD + RTC remain essential |
Compared with R5F56604DGFN#10, R5F56605DGFN#10 trades flash capacity for cost without sacrificing real-time performance or safety features, while R5F566T5DDFK#30 reduces package size and peripheral count - both require PCB redesign but retain CAN FD, RTC, and IEC60730 compliance for migration paths.
Availability
R5F56604DGFN#10 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, and medical diagnostic equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F56604DGFN#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX660 Group, including R5F56604DGFN#10, is engineered for high-integrity embedded control applications demanding real-time responsiveness, functional safety certification (IEC60730), and integrated analog/motor/peripheral subsystems - targeting motor drives, building automation, and automotive ECUs.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56604DGFN#10?
The R5F56604DGFN#10 operates at a maximum frequency of 120 MHz and achieves 709 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, including single-cycle instruction execution, 32-bit multiplier/divider, and barrel shifter. The R5F56604DGFN#10 sustains this speed with zero-wait-state access to both 1 MB code flash and 128 KB SRAM - verified in Renesas R01DS0393EJ0100 Rev.1.00, Section 1.1.
Does the R5F56604DGFN#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604DGFN#10 integrates one CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames with bit-rate switching up to 5 Mbps. It includes built-in error handling, message filtering, and FIFO buffering - all implemented in hardware without CPU intervention. This capability is confirmed in the "Communication function" section of R01DS0393EJ0100 Rev.1.00, page 7.
What are the key IEC60730 safety features included in the R5F56604DGFN#10?
The R5F56604DGFN#10 includes MPU, Trusted Memory (TM), register write protection, clock accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOCA), and independent watchdog timer (IWDT) - all documented in Section 28 of R01DS0393EJ0100 Rev.1.00 as IEC60730 Class B support features. These enable self-test, fault detection, and secure firmware execution required for household appliance certification.
What is the package type and operating temperature range for the R5F56604DGFN#10?
The R5F56604DGFN#10 uses a 144-pin LFQFP package designated PLQP0144KA-B (20 × 20 mm, 0.5 mm pitch) and is rated for the G-version industrial temperature range of –40°C to +105°C. This is explicitly stated in Table 1.1 (page 9) and Table 1.2 (page 10) of R01DS0393EJ0100 Rev.1.00, confirming suitability for under-hood and factory-floor environments.
How many A/D and D/A channels does the R5F56604DGFN#10 support, and what are their resolutions?
The R5F56604DGFN#10 integrates a 12-bit S12ADH A/D converter with 24 input channels and two 12-bit R12DAb D/A converter channels. Each D/A output can serve as a reference voltage for the 4-channel CMPC analog comparator. These specifications are confirmed in Table 1.1 (pages 7–8) and Figure 1.1 of R01DS0393EJ0100 Rev.1.00, with A/D conversion time as low as 0.9 µs at 60 MHz ADCLK.
R5F56604DGFN#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604DGFN#10 FAQ
1.How can I place an order for R5F56604DGFN#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604DGFN#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604DGFN#10 reliable?
The price and inventory of R5F56604DGFN#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604DGFN#10 is usually 5 days.
3.What payment methods are accepted for R5F56604DGFN#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604DGFN#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604DGFN#10?
R5F56604DGFN#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604DGFN#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604DGFN#10?
For technical support, including R5F56604DGFN#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604DGFN#10 requirements.
6.How does Aetrix verify that R5F56604DGFN#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604DGFN#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604DGFN#10 meets industry standards.
7.What is the process for return or replacement of R5F56604DGFN#10?
All R5F56604DGFN#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604DGFN#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604DGFN#10 part is unused and in its original packaging.
Return procedure for R5F56604DGFN#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604DGFN#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

