Renesas R5F56604DGFP#10
- Part No.:
- R5F56604DGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F56604DGFP#10.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604DGFP#10 from Renesas is a 32-bit RXv3 microcontroller with 120 MHz maximum operating frequency, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, and integrated CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal receiver - deployed in industrial HMI, motor control gateways, and smart sensor nodes requiring IEC60730 compliance.
For engineers reviewing the R5F56604DGFP#10 datasheet, R5F56604DGFP#10 pinout, R5F56604DGFP#10 application, or R5F56604DGFP#10 equivalent, key selection criteria include its 144-pin LFQFP (PLQP0144KA-B) package, dual D/A output capability, sub-clock oscillator support for RTC, JTAG+FINE debug interfaces, and full CAN FD compliance per ISO 11898-1:2015.
Technical Context
The R5F56604DGFP#10 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, 16 register banks for fast context switching, and MPU-based memory protection. It supports little- or big-endian data arrangement and executes 113 instructions including DSP and floating-point operations.
Its clock system integrates main (8–24 MHz crystal), sub (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and frequency dividers for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKD (60 MHz), FCLK (60 MHz), and BCLK (40 MHz). The ELC enables event-driven peripheral coordination without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 16 register banks |
| Memory | 1 Mbyte code flash (no-wait at 120 MHz), 32 Kbyte data flash (100k erase cycles), 128 Kbyte SRAM (no-wait) |
| Operating Voltage | 2.7–5.5 V supply (VCC), 3.0–5.5 V analog (AVCC0), supports 5-V tolerant I/O |
| Peripherals | CAN FD (ISO 11898-1:2015), 13 SCI channels, 2 RIIC, 1 RSPI (30 Mbps), 24-channel 12-bit S12ADH, 2-channel 12-bit R12DAb |
| Timers & Control | MTU3a (9 channels), TMRb (4×8-bit), CMT (4×16-bit), CMTW (2×32-bit), IWDT/WDTR, RTCC with sub-clock support |
| Package & Temp | 144-pin LFQFP (PLQP0144KA-B, 20×20 mm, 0.5 mm pitch), G-version: –40°C to +105°C |
| Safety Features | MPU (8 regions), Trusted Memory (TM), CRC calculator (CRCA), CAC, DOCA, register write protection, IEC60730 self-test functions |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply (2.7–5.5 V); AVCC0 must be ≥ VCC and powers ADC/DAC/RTC |
| VSS, AVSS | Ground references | Digital/analog ground planes; separate routing required for noise-sensitive analog operation |
| XTAL, EXTAL | Main clock oscillator terminals | Connects 8–24 MHz crystal; enables PLL reference for 120 MHz system clock |
| XT1, XT2 | Sub-clock oscillator terminals | Connects 32.768 kHz crystal; required for RTC operation and deep software standby mode |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also generate reset under voltage fault conditions |
| TMS, TDI, TDO, TCK | JTAG debug interface | Enables boundary-scan, flash programming, and real-time debugging via standard JTAG chain |
| FINE | Single-wire debug interface | Alternative to JTAG for space-constrained designs; supports flash programming and run-control |
| TXD0, RXD0 | SCI0 asynchronous serial I/O | Primary UART interface for bootloader, diagnostics, or host communication; supports LIN format |
| CAN0TX, CAN0RX | CAN FD channel 0 differential I/O | Direct connection to external CAN transceiver; supports data rates up to 5 Mbps (FD mode) |
| AD00–AD23 | Analog input channels | 24 dedicated pins for 12-bit S12ADH; each configurable for sampling time, trigger source, and group priority |
| DA00, DA01 | Digital-to-analog outputs | 2-channel 12-bit voltage outputs (0–AVCC0); usable as comparator reference or analog waveform generation |
| REMCI0 | Remote control signal input | Supports NEC, RC-5, and custom IR protocols; 8-byte FIFO with pattern matching for header/data detection |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 83 internal event signals routed without CPU overhead - enables synchronized timer-triggered ADC sampling, PWM dead-time compensation, and pin-state changes |
| Trusted Memory (TM) | Code flash region protected against read-out; only CPU instruction fetch allowed - secures firmware IP in production devices |
| IEC60730 Self-Test Suite | Integrated oscillation-stop detection, RAM test assist (DOC), ADC disconnection check, clock accuracy monitoring (CAC), and CRC validation - reduces external safety certification effort |
| Flexible Clock Architecture | Independent clock domains (ICLK/PCLKA/PCLKB/PCLKD/FCLK/BCLK) allow mixed-speed peripheral operation - e.g., 120 MHz CPU + 60 MHz ADC + 40 MHz external bus |
| Remote Control Signal Receiver (REMC) | Dedicated hardware block with 4-pattern match engine and 8-byte FIFO - offloads IR protocol decoding from CPU, enabling low-power wake-on-IR |
| Port Output Enable 3 (POE3a) | Hardware-controlled high-impedance state for MTU3a PWM outputs - enables safe short-circuit protection and seamless transition between active/inactive states |
Applications
| Industrial Motor Gateway | Smart Building Sensor Node |
|---|---|
|
Use Scenario: Central gateway aggregating CAN FD-connected servo drives, encoders, and IO modules in factory automation. IC Role / Device Role / Timing Role: Real-time CAN FD message routing, MTU3a-based PWM generation for local actuator control, and ELC-synchronized ADC sampling of temperature/voltage feedback. Use Value: Dual D/A outputs provide reference voltages for analog comparators monitoring power rail integrity; 120 MHz CPU handles multi-threaded protocol translation without jitter. |
Use Scenario: Battery-powered HVAC sensor node measuring ambient temperature, humidity (via I2C), and air quality (via analog gas sensors). IC Role / Device Role / Timing Role: Low-power coordinator managing deep software standby, RTC-triggered periodic wake-up, and burst-mode ADC acquisition across 24 channels. Use Value: Sub-clock oscillator enables RTC operation during deep standby; 5-V tolerant I/O simplifies interfacing with legacy 5 V sensor outputs without level shifters. |
| Medical Infusion Pump Controller | Automotive Body Control Module (BCM) Subsystem |
|
Use Scenario: Safety-critical infusion pump controller requiring functional safety compliance and precise flow rate regulation. IC Role / Device Role / Timing Role: IEC60730-certified runtime self-checking MCU executing motor control loops, watchdog supervision, and CRC-protected parameter storage. Use Value: MPU enforces memory partitioning between application and safety monitor tasks; IWDT window function prevents unauthorized refresh timing - both critical for Class C medical device certification. |
Use Scenario: Secondary BCM node controlling interior lighting, door locks, and window lifters via LIN and CAN FD networks. IC Role / Device Role / Timing Role: LIN master (SCIh) communicating with slave sensors, CAN FD node relaying status to main BCM, and REMC receiving IR commands from key fob. Use Value: Integrated REMC eliminates external IR decoder IC; 134 GPIOs with 5-V tolerance simplify direct connection to automotive switches and LEDs without discrete buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605DGFP#10 | Same RX660 Group, identical package and peripherals, but 512 Kbyte code flash instead of 1 Mbyte | Suitable where firmware size < 512 KB and cost sensitivity outweighs future scalability needs | Select when flash headroom is not required and BOM cost optimization is prioritized |
| R5F566T4DGFP#10 | RX66T variant: adds hardware motor control accelerators (MOTOR-DRV), removes CAN FD, retains same pinout and memory | Targeted at inverter-driven motor control where field-oriented control (FOC) acceleration is essential | Choose only if motor control algorithm offload justifies loss of CAN FD connectivity |
Compared with R5F56604DGFP#10, the R5F56605DGFP#10 offers identical performance and feature set at reduced flash capacity, while the R5F566T4DGFP#10 trades CAN FD for dedicated motor control hardware - making the original part optimal for mixed-protocol industrial gateways requiring both real-time control and networked diagnostics.
Availability
R5F56604DGFP#10 is available at Aetrix Electronics and suitable for industrial motor gateways, smart building sensor nodes, and medical infusion pump controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F56604DGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX660 Group is designed for high-integrity industrial applications demanding real-time responsiveness, functional safety (IEC60730), and rich connectivity - with R5F56604DGFP#10 targeting systems needing CAN FD, precision analog, and secure firmware execution.
FAQ
Does R5F56604DGFP#10 support CAN FD with ISO 11898-1:2015 compliance?
Yes, R5F56604DGFP#10 integrates a fully compliant CAN FD module supporting both standard and extended frames per ISO 11898-1:2015. It operates at data rates up to 5 Mbps in FD mode and includes built-in bit-rate switching, CRC calculation, and error confinement - confirmed in the R01DS0393EJ0100 datasheet Section 1.1 and Table 1.1.
What is the maximum operating temperature range for R5F56604DGFP#10?
R5F56604DGFP#10 is a G-version device rated for –40°C to +105°C operation, validated across the full range for all specified peripherals including CAN FD, ADC, and RTC. This rating is explicitly stated in Table 1.1 (Page 9) and applies to the PLQP0144KA-B package used by this part number.
Is the sub-clock oscillator (SOSC) included in R5F56604DGFP#10?
Yes, R5F56604DGFP#10 includes the sub-clock oscillator circuit and supports connection to a 32.768 kHz crystal via XT1/XT2 pins. This is required for RTC operation and deep software standby mode - confirmed in Table 1.2 (Page 10) and Section 1.1 "Realtime clock (RTCC)*1".
How many D/A converter channels does R5F56604DGFP#10 have, and what is their resolution?
R5F56604DGFP#10 features two independent 12-bit D/A converter channels (R12DAb), each capable of 0 V to AVCC0 output voltage. Both channels can serve as reference voltage sources for the four-channel analog comparator (CMPC), as noted in Table 1.1 (Page 8) and Table 1.2 (Page 11) footnote *2.
Does R5F56604DGFP#10 support JTAG and FINE debugging interfaces simultaneously?
Yes, R5F56604DGFP#10 supports both JTAG and FINE (single-wire) debugging interfaces concurrently. Pin assignments for TMS/TDI/TDO/TCK and FINE are distinct and non-conflicting, enabling flexible debug tool selection - documented in Table 1.1 (Page 9) and Section 1.1 "Debugging interface".
What is the purpose of the Trusted Memory (TM) function in R5F56604DGFP#10?
The Trusted Memory (TM) function in R5F56604DGFP#10 protects designated code flash regions against unauthorized read access. When enabled, only CPU instruction fetch is permitted - no external debugger or bootloader can read TM-protected memory. This secures firmware intellectual property and is detailed in Section 1.1 "Trusted Memory (TM) Function" and Table 1.1 (Page 9).
R5F56604DGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604DGFP#10 FAQ
1.How can I place an order for R5F56604DGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604DGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604DGFP#10 reliable?
The price and inventory of R5F56604DGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604DGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F56604DGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604DGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604DGFP#10?
R5F56604DGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604DGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604DGFP#10?
For technical support, including R5F56604DGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604DGFP#10 requirements.
6.How does Aetrix verify that R5F56604DGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604DGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604DGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F56604DGFP#10?
All R5F56604DGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604DGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604DGFP#10 part is unused and in its original packaging.
Return procedure for R5F56604DGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604DGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

