Renesas R5F56604EGFB#10
- Part No.:
- R5F56604EGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56604EGFB#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,573
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604EGFB#10 from Renesas is a 32-bit RXv3 core microcontroller operating at up to 120 MHz, delivering 709 CoreMark performance. It integrates 1 Mbyte of on-chip code flash memory with zero-wait-state access, 128 Kbytes of SRAM, 32 Kbytes of reprogrammable data flash (100,000 write cycles), and supports CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal reception. It targets industrial motor control and embedded automation systems requiring functional safety compliance (IEC60730).
For engineers reviewing the R5F56604EGFB#10 datasheet, R5F56604EGFB#10 pinout, R5F56604EGFB#10 application, or R5F56604EGFB#10 equivalent, key selection criteria include its 144-pin LFQFP package (PLQP0144KA-B), G-grade temperature range (–40°C to +105°C), integrated FPU, MPU, Trusted Memory (TM), and dual-channel 12-bit D/A converter usable as comparator reference voltage.
Technical Context
The R5F56604EGFB#10 implements the RXv3 CPU core with single-precision IEEE 754 floating-point unit, collective register bank save, and memory protection unit (MPU) supporting eight configurable protection areas down to 16-byte granularity. Its clock system combines an 8–24 MHz main oscillator, 32.768 kHz sub-clock, and selectable on-chip oscillators (LOCO/HOCO/IWDT-dedicated), enabling independent domain clocking: ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz, and ADCLK up to 60 MHz.
Peripheral integration includes a 9-channel MTU3a timer with complementary PWM and dead-time control for 3-phase inverter drive, 13 SCI channels (including SCIm with 16-byte FIFOs), 2 RIIC interfaces (400 kbps Fast Mode), 1 RSPI channel (30 Mbps), 1 CAN FD controller compliant with ISO 11898-1:2015, and ELC for interrupt-free inter-module event linking - all designed to reduce CPU load during real-time control tasks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit core with single-precision FPU, 113 instructions including DSP and floating-point ops |
| Max Operating Frequency | 120 MHz system clock (ICLK), enabling zero-wait-state execution from 1-Mbyte code flash |
| Memory | 1 Mbyte code flash, 32 Kbyte data flash (100k erase/write cycles), 128 Kbyte SRAM (no wait states) |
| Analog Peripherals | 24-channel 12-bit S12ADH ADC (0.9 µs min conversion), 2-channel 12-bit R12DAb DAC, 4-channel CMPC |
| Communication | 1 CAN FD channel (ISO 11898-1:2015), 13 SCI channels, 2 RIIC (400 kbps), 1 RSPI (30 Mbps) |
| Package & Temp | 144-pin LFQFP (PLQP0144KA-B, 20 × 20 mm, 0.5 mm pitch), G-grade: –40°C to +105°C |
| Safety Features | MPU, Trusted Memory (TM), CRC calculator (CRCA), CAC clock accuracy monitor, DOCA arithmetic unit |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 | Power supply input | Core/analog supply: 2.7–5.5 V (VCC), 3.0–5.5 V (AVCC0); supports 5-V tolerant I/O |
| RES# | Active-low reset input | Hardware reset assertion; triggers nine reset sources including POR, LVD, and watchdog underflow |
| XTAL / EXTAL | Main clock oscillator terminals | Connects to 8–24 MHz crystal/resonator; enables PLL reference for 120 MHz ICLK generation |
| RTCXTAL / RTCXTAL | Sub-clock oscillator terminals | Connects to 32.768 kHz crystal; required for RTC operation and deep software standby mode |
| MTIOC0A–MTIOC8A | MTU3a waveform I/O pins | Support complementary PWM output with programmable dead time for 3-phase inverter gate drive |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept external or peripheral-generated start signals (e.g., from MTU3a or TMR) for synchronized sampling |
| DA0 / DA1 | D/A converter outputs | Two independent 12-bit analog outputs; each can serve as reference voltage for CMPC comparators |
| TXD0–TXD12 / RXD0–RXD12 | SCI serial I/O | 13 configurable SCI channels support asynchronous, clock-synchronous, smart-card, SPI/I²C emulation modes |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754 single-precision hardware accelerator enabling deterministic trigonometric and motor control math |
| Trusted Memory (TM) | Prevents unauthorized read-out of critical firmware in designated code flash regions via CPU instruction fetch-only access |
| Event Link Controller (ELC) | Enables 83 internal event signals to trigger peripheral actions (e.g., ADC start on timer match) without CPU intervention |
| Complementary PWM with dead-time | MTU3a hardware generates non-overlapping gate drive waveforms with automatic dead-time insertion for IGBT/MOSFET safety |
| IEC60730 safety support | Includes oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), and register write protection for Class B compliance |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC/PMSM motors in HVAC compressors or industrial pumps. IC Role / Device Role / Timing Role: Main system controller executing field-oriented control (FOC) algorithms using FPU and MTU3a complementary PWM with hardware dead-time. Use Value: Enables precise torque/speed regulation with <1 µs timing jitter on PWM edges and synchronized ADC sampling for current sensing. | Use Scenario: Protocol translation hub connecting BACnet MS/TP field devices to Ethernet/IP backbone in smart buildings. IC Role / Device Role / Timing Role: Dual-role processor managing CAN FD-based fieldbus communication and TCP/IP stack offload via RSPI-connected Ethernet PHY. Use Value: Integrates CAN FD, 13 SCI ports, and 2 RIIC interfaces to consolidate multi-protocol edge connectivity without external bridge ICs. |
| Functional Safety PLC Module | Energy Metering Terminal |
Use Scenario: Safety-rated I/O module for SIL2-certified programmable logic controllers in manufacturing lines. IC Role / Device Role / Timing Role: Safety monitor executing self-tests (RAM DOC, oscillator monitoring, CRC validation) while running application logic in protected MPU regions. Use Value: Meets IEC60730 Class B requirements via on-chip CAC, CRCA, DOCA, and register write protection - eliminating need for external safety co-processors. | Use Scenario: Revenue-grade electricity meter with harmonic analysis and tamper detection in utility substations. IC Role / Device Role / Timing Role: High-accuracy analog front-end controller interfacing shunt/CT sensors via 24-channel 12-bit ADC with digital filtering and window comparison. Use Value: Achieves ±0.1% energy measurement accuracy using synchronized sampling, temperature-compensated DAC references, and on-chip temperature sensor calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605EGFB#10 | Same RX660 Group, identical package and pinout, but with 512 Kbyte code flash instead of 1 Mbyte | Suitable where firmware size < 512 KB and cost sensitivity outweighs flash headroom needs | Select when full 1-Mbyte flash is unnecessary and BOM cost optimization is prioritized |
| R5F56606EGFB#10 | Same RX660 Group, 144-pin LFQFP, but lacks sub-clock oscillator (SOSC) and RTC functionality | Applicable in systems not requiring real-time clock or deep software standby with RTC wake-up | Choose when RTC is unused and lower test cost or simplified crystal layout is preferred |
Compared with R5F56604EGFB#10, R5F56605EGFB#10 reduces flash capacity without altering peripherals or timing, while R5F56606EGFB#10 removes SOSC/RTC to simplify clock design - both retain identical CAN FD, ADC, DAC, and MTU3a capabilities for motor control and industrial I/O.
Availability
R5F56604EGFB#10 is available at Aetrix Electronics and suitable for industrial motor drives, building automation gateways, functional safety PLC modules, and energy metering terminals requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F56604EGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX660 Group, including R5F56604EGFB#10, is engineered for high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), and rich analog/motor control peripherals in a single chip.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604EGFB#10?
The R5F56604EGFB#10 features a 32-bit RXv3 CPU core with hardware single-precision floating-point unit (FPU), operating at a maximum frequency of 120 MHz. It achieves 709 CoreMark performance and supports zero-wait-state execution from its 1-Mbyte on-chip code flash memory. The core includes 113 instructions, collective register bank save, and memory protection unit (MPU) - all confirmed in the R01DS0393EJ0100 Rev.1.00 datasheet.
Does the R5F56604EGFB#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604EGFB#10 integrates one CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frame formats. It operates at data rates up to 5 Mbps in FD mode and maintains backward compatibility with classical CAN 2.0B. This capability is explicitly documented in the "Communication function" section of the R01DS0393EJ0100 datasheet.
What are the analog peripheral resources included in the R5F56604EGFB#10?
The R5F56604EGFB#10 includes a 24-channel 12-bit A/D converter (S12ADH) with 0.9 µs minimum conversion time at 60 MHz ADCLK, two 12-bit D/A converters (R12DAb) with 0–AVCC0 output range, four analog comparators (CMPC), and an on-chip temperature sensor (±1.0°C relative precision). Both DAC outputs can serve as reference voltages for the comparators - verified in Table 1.1 and Section 18 of the R01DS0393EJ0100 datasheet.
What package type and temperature grade does the R5F56604EGFB#10 use?
The R5F56604EGFB#10 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package measuring 20 × 20 mm with 0.5 mm pitch and an exposed thermal pad. It is rated for the G-grade industrial temperature range of –40°C to +105°C, as specified in Table 1.1 and the "List of Products" section of the R01DS0393EJ0100 datasheet.
How does the R5F56604EGFB#10 support functional safety standards like IEC60730?
The R5F56604EGFB#10 provides dedicated hardware for IEC60730 Class B compliance, including oscillation-stoppage detection, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOCA), RAM test-assisting function via DOC, and register write protection. These features are explicitly listed under "Useful functions for IEC60730 compliance" in the R01DS0393EJ0100 datasheet Rev.1.00.
R5F56604EGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 132
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604EGFB#10 FAQ
1.How can I place an order for R5F56604EGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604EGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604EGFB#10 reliable?
The price and inventory of R5F56604EGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604EGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F56604EGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604EGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604EGFB#10?
R5F56604EGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604EGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604EGFB#10?
For technical support, including R5F56604EGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604EGFB#10 requirements.
6.How does Aetrix verify that R5F56604EGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604EGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604EGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F56604EGFB#10?
All R5F56604EGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604EGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604EGFB#10 part is unused and in its original packaging.
Return procedure for R5F56604EGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604EGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

