Renesas R5F56604FGFB#10
- Part No.:
- R5F56604FGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56604FGFB#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,146
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604FGFB#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring 1 MB code flash, 128 KB SRAM, 32 KB data flash, CAN FD interface, 12-bit A/D and D/A converters, RTC with sub-clock oscillator support, and 134 general-purpose I/O pins in a 144-pin LFQFP package. It targets industrial control, motor drive, and safety-critical embedded systems requiring IEC60730 compliance.
For engineers reviewing the R5F56604FGFB#10 datasheet, R5F56604FGFB#10 pinout, R5F56604FGFB#10 application, or R5F56604FGFB#10 equivalent, key selection considerations include its 120-MHz RXv3 core with FPU, dual 12-bit DAC outputs usable as comparator references, integrated CAN FD (ISO 11898-1:2015), 24-channel 12-bit ADC with self-diagnostic and disconnection detection, and deep software standby mode with RTC persistence.
Technical Context
The R5F56604FGFB#10 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, 16 register banks for fast context switching, and MPU-based memory protection. Its clock system integrates main (8–24 MHz crystal), sub-clock (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and frequency dividers for ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKD (60 MHz), FCLK (60 MHz), and BCLK (40 MHz).
Peripheral integration includes MTU3a (9-channel 16/32-bit timer with complementary PWM and dead-time control), ELC for interrupt-free inter-module event linking, DMACA (8-channel DMA), DTC (1-channel data transfer controller), and RIIC (2-channel I²C up to 400 kbps). The device supports full-speed external bus (16-bit, 4 CS areas) and includes hardware-accelerated CRC (CRCA), trigonometric functions (TFU), and safety features like CAC, DOCA, and register write protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 16 register banks |
| Memory | 1 MB code flash (no-wait @120 MHz), 32 KB data flash (100k erase cycles), 128 KB SRAM (no-wait) |
| Analog Peripherals | 24-channel 12-bit S12ADH ADC (0.9 µs/ch), 2-channel 12-bit R12DAb DAC, 4-channel CMPC, on-die temperature sensor (±1.0°C) |
| Timers & Control | MTU3a (9 channels), TMRb (4×8-bit), CMT/CMTW (8×16/32-bit), IWDT (14-bit, dedicated 120-kHz oscillator) |
| Communication | CAN FD (1 channel, ISO 11898-1:2015), SCI/SCIm/SCIh (13 total), RIIC (2×I²C, 400 kbps), RSPId (1×SPI, 30 Mbps), REMCa (1×IR receiver) |
| Package & Environment | PLQP0144KA-B (144-pin LFQFP, 20×20 mm, 0.5 mm pitch), G-version (–40°C to +105°C), 2.7–5.5 V supply |
| Safety & Debug | MPU, Trusted Memory (TM), CRCA, CAC, DOCA, register write protection, JTAG/FINE debug interfaces |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 | Power supply | Main digital (2.7–5.5 V) and analog (3.0–5.5 V) supply inputs; AVCC0 must be ≥ VCC |
| RES# | Reset input | Active-low asynchronous reset; triggers nine reset sources including POR and LVD |
| XTAL / EXTAL | Main clock oscillator | Connects to 8–24 MHz crystal/resonator; enables PLL reference for 120 MHz system clock |
| RTCXTAL / RTCEXTAL | Sub-clock oscillator | Connects to 32.768 kHz crystal; required for RTC operation and deep software standby mode |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface; supports LIN, smart-card, SPI/I²C emulation, and baud rate generation |
| CTX0 / CRX0 | CAN FD channel 0 | Differential CAN FD transceiver interface (ISO 11898-1:2015); supports standard/extended frames up to 5 Mbps |
| AD00–AD23 | Analog inputs | 24 dedicated pins for 12-bit S12ADH ADC; support sampling time per channel and group scan prioritization |
| DA0 / DA1 | Digital-to-analog outputs | 2-channel 12-bit R12DAb DAC; output range 0–AVCC0; usable as reference voltage for CMPC comparators |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754 single-precision hardware accelerator enabling real-time math-intensive tasks without software emulation overhead |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention-enables low-latency peripheral coordination (e.g., MTU-triggered ADC conversion) |
| Trusted Memory (TM) | Hardware-enforced read protection for designated code flash regions; only CPU instruction fetch allowed-prevents firmware extraction |
| IEC60730 Safety Support | Integrated oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), clock accuracy monitor (CAC), and self-diagnostic ADC/comparator functions |
| Complementary PWM with Dead-Time | MTU3a hardware generates non-overlapping gate drive waveforms for 3-phase inverters with programmable dead-time and automatic synchronization |
Applications
| Industrial Motor Control | Automotive Body Electronics |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC/PMSM motors in HVAC compressors, pumps, and fans using field-oriented control (FOC). IC Role / Device Role / Timing Role: Main system MCU executing FOC algorithm via RXv3+FPU, generating complementary PWM via MTU3a, sampling current/voltage via 24-channel ADC, and monitoring temperature via on-die sensor. Use Value: Hardware-accelerated trigonometric (TFU) and CRC (CRCA) functions reduce CPU load; 120 MHz deterministic timing ensures precise PWM and ADC synchronization. | Use Scenario: Central body controller managing door locks, lighting, window lifts, and seat position memory in passenger vehicles. IC Role / Device Role / Timing Role: System host MCU interfacing with LIN slaves (via SCIh), CAN FD network (via CTX0/CRX0), and analog sensors (via S12ADH), while maintaining RTC-backed event logging. Use Value: Dual 12-bit DAC outputs serve as stable references for analog window current sensing; deep software standby with RTC preserves state during ignition-off periods. |
| Smart Energy Metering | Factory Automation I/O Module |
Use Scenario: DIN-rail mounted polyphase energy meter with harmonic analysis, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: Primary processing unit running metrology algorithms, validating measurements via self-diagnostic ADC, securing firmware with TM and CRCA, and communicating via RSPI (to metrology ADC) and RIIC (to display). Use Value: 100,000-cycle data flash enables reliable parameter storage and firmware rollback; CAC monitors clock drift to maintain time-synchronized sampling accuracy. | Use Scenario: Modular remote I/O node collecting analog/digital signals from PLC field devices and relaying data over industrial Ethernet or CAN FD. IC Role / Device Role / Timing Role: Edge-processing MCU acquiring 24-channel analog inputs, conditioning data via DTC/DMACA, timestamping events via RTCC, and forwarding via CAN FD or SCI-based protocols. Use Value: 134 GPIO pins with 5-V tolerance simplify direct connection to legacy 24 V industrial sensors; ELC enables deterministic response to field interrupts without CPU wake-up latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605FGFB#10 | Same RX660 Group, identical package and pinout, but with 512 KB code flash (vs. 1 MB) and no sub-clock oscillator support | Lacks RTC functionality and deep software standby with RTC persistence; unsuitable where calendar/timekeeping is required | Select when cost-sensitive designs omit RTC and require lower flash density |
| R5F566T4FGFB#10 | Same 144-pin LFQFP package and core specs, but belongs to RX66T subgroup-adds dedicated motor control timers (MTU3b) and enhanced PWM resolution | Optimized for high-precision servo drives; lacks REMCa and some SCI channels present in R5F56604FGFB#10 | Select for advanced motor control where enhanced PWM timing precision outweighs IR receiver and extra SCI channel needs |
Compared with R5F56605FGFB#10, the R5F56604FGFB#10 provides full RTC capability and double flash capacity for complex firmware; compared with R5F566T4FGFB#10, it retains broader communication flexibility (REMC, more SCI) at the expense of specialized motor timing features.
Availability
R5F56604FGFB#10 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and IEC60730-compliant safety features.
Supply support for R5F56604FGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX660 Group is designed for high-performance, safety-aware embedded applications-emphasizing real-time determinism, functional safety (IEC60730), and rich analog/peripheral integration in industrial automation and automotive subsystems.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604FGFB#10?
The R5F56604FGFB#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It delivers 709 CoreMark performance and includes a single-precision IEEE 754 floating-point unit (FPU), 16 register banks for fast context switching, and a memory protection unit (MPU). Its instruction set supports 113 operations including DSP and floating-point instructions, with little-endian default data ordering.
Does the R5F56604FGFB#10 support CAN FD, and what protocol compliance does it offer?
Yes, the R5F56604FGFB#10 integrates one CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames at data rates up to 5 Mbps. It includes built-in message filtering, FIFO buffering, and error handling logic. The CAN FD interface uses dedicated pins CTX0 and CRX0 and operates independently of other peripherals, enabling robust real-time communication in automotive and industrial networks.
What analog peripherals are integrated into the R5F56604FGFB#10, and how are they configured?
The R5F56604FGFB#10 integrates a 24-channel 12-bit S12ADH ADC with 0.9 µs minimum conversion time, two 12-bit R12DAb DAC channels (output 0–AVCC0), four CMPC analog comparators, and an on-die temperature sensor (±1.0°C accuracy). The DAC outputs can serve as reference voltages for the comparators. All analog modules support event linking via ELC and include self-diagnostic and disconnection detection features for IEC60730 compliance.
What package type and thermal specifications apply to the R5F56604FGFB#10?
The R5F56604FGFB#10 is housed in a PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package measuring 20 × 20 mm with 0.5 mm lead pitch and an exposed thermal pad. It is rated for the G-version industrial temperature range of –40°C to +105°C and operates from a single 2.7–5.5 V supply (VCC) with AVCC0 requiring 3.0–5.5 V and being ≥ VCC.
How does the R5F56604FGFB#10 support functional safety standards such as IEC60730?
The R5F56604FGFB#10 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection for main/sub clocks, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOCA) for RAM testing, register write protection, and self-diagnostic ADC/comparator functions. These are complemented by Trusted Memory (TM) for secure firmware and MPU-based memory isolation-enabling systematic safety verification without external components.
R5F56604FGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 132
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604FGFB#10 FAQ
1.How can I place an order for R5F56604FGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604FGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604FGFB#10 reliable?
The price and inventory of R5F56604FGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604FGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F56604FGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604FGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604FGFB#10?
R5F56604FGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604FGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604FGFB#10?
For technical support, including R5F56604FGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604FGFB#10 requirements.
6.How does Aetrix verify that R5F56604FGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604FGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604FGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F56604FGFB#10?
All R5F56604FGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604FGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604FGFB#10 part is unused and in its original packaging.
Return procedure for R5F56604FGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604FGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

