Renesas R5F56604GGFP#10
- Part No.:
- R5F56604GGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F56604GGFP#10.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,847
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604GGFP#10 from Renesas Electronics is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring 1 MB code flash, 128 KB SRAM, 32 KB data flash, CAN FD interface, 12-bit A/D and D/A converters, and real-time clock with sub-clock oscillator support - deployed in industrial motor control, building automation, and smart energy metering systems.
For engineers reviewing the R5F56604GGFP#10 datasheet, R5F56604GGFP#10 pinout, R5F56604GGFP#10 application, or R5F56604GGFP#10 equivalent, key selection criteria include 144-pin LFQFP package compatibility, G-version temperature range (–40°C to +105°C), integrated FPU for floating-point math, ELC-based event-driven peripheral coordination, and IEC60730 safety features including MPU, CRC, and self-diagnostic A/D.
Technical Context
The R5F56604GGFP#10 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and collective register bank save for fast context switching. It supports little- or big-endian data arrangement and includes a 32×32→64-bit multiplier and 32/32→32-bit divider.
Its clock system integrates main (8–24 MHz crystal), sub-clock (32.768 kHz), and on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and frequency-division paths for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKD (60 MHz), and BCLK (40 MHz) domains - enabling precise timing isolation across CPU, high-speed peripherals, analog, and external bus subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 113 instructions |
| Memory | 1 MB code flash (no-wait @120 MHz), 32 KB data flash (100k erase cycles), 128 KB SRAM (no-wait) |
| Operating Voltage | 2.7–5.5 V supply (VCC), 3.0–5.5 V analog (AVCC0), supports 5-V-tolerant I/O on 4 pins |
| Temperature Range | G-version: –40°C to +105°C - qualified for under-hood automotive and industrial ambient environments |
| Peripherals | CAN FD (ISO 11898-1:2015), 13 SCI channels, 2 RIIC, 1 RSPI (30 Mbps), 24-channel 12-bit S12ADH, 2-channel 12-bit R12DAb |
| Safety & Debug | MPU (8 regions), Trusted Memory (TM), CRCA (8/32-bit CRC), CAC, DOCA, JTAG/FINE interfaces |
| Package | 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch, with sub-clock oscillator and JTAG support |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant. Supports sub-clock oscillator and JTAG debugging interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog domain supplies; AVCC0 must be ≥ VCC and within 3.0–5.5 V for accurate A/D/D/A operation |
| XTAL, EXTAL | Main clock oscillator terminals | Connect 8–24 MHz crystal; enables PLL reference for 120 MHz system clock generation |
| RTCXT1, RTCXT2 | Sub-clock oscillator terminals | Connect 32.768 kHz crystal for RTC, calendar, and low-power wake-up timing |
| RES# | Active-low reset input | Asynchronous hardware reset; drives internal POR/LVD logic and initiates boot sequence |
| TMS, TDI, TDO, TCK | JTAG debug interface | IEEE 1149.1-compliant boundary scan and on-chip debugging; required for full firmware validation |
| TXDn, RXDn | SCI serial I/O | Asynchronous UART mode; supports LIN, smart card, SPI/I²C emulation, and baud rate generation via TMR |
| CAN_TX, CAN_RX | CAN FD physical layer interface | Differential signaling pair compliant with ISO 11898-1:2015; supports data rates up to 5 Mbps in FD mode |
| AD00–AD23 | Analog input channels | 24 single-ended or 12 differential inputs to S12ADH; each configurable with independent sampling time and trigger source |
| DA0, DA1 | Digital-to-analog outputs | 2-channel 12-bit voltage outputs (0–AVCC0); usable as comparator reference or analog waveform generation |
| PO00–PO133 | General-purpose I/O ports | 130 GPIOs (with JTAG + sub-clock enabled); 5-V tolerant on 4 pins, open-drain capable, pull-up configurable |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - enables deterministic low-latency peripheral chaining (e.g., MTU trigger → A/D conversion → DMA transfer) |
| Real-Time Clock (RTCC) | Sub-clock-synchronized calendar/time counter with leap-year correction, alarm, periodic interrupt, and time-capture on up to 3 pins |
| Independent Watchdog (IWDTa) | 14-bit timer with dedicated 120 kHz oscillator, windowed refresh, and ELC-triggered reset - meets IEC60730 Class B fault detection requirements |
| Trusted Memory (TM) | Code flash protection mechanism preventing read-out of TM target area; only CPU instruction fetch allowed - secures firmware IP and cryptographic keys |
| Remote Control Signal Receiver (REMCa) | Hardware IR signal decoder supporting NEC, RC-5, and custom protocols; 8-byte FIFO, pattern matching for header/data/special codes |
| Arithmetic Unit (TFU) | Hardware-accelerated trigonometric functions (sin/cos/arctan) and vector magnitude (√(x²+y²)) - reduces CPU load in motor control and sensor fusion |
Applications
| Industrial Motor Drive | Smart Energy Metering |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and pump inverters. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, PWM generation via MTU3a complementary PWM mode, and real-time current/voltage sensing via S12ADH. Use Value: 120 MHz RXv3 core + TFU + 12-bit A/D (0.9 µs conversion) enables <10 µs control loop execution; ELC synchronizes PWM dead-time insertion with A/D sampling. |
Use Scenario: DIN-rail mounted polyphase electricity meter with tariff switching, tamper detection, and HAN communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology (A/D), secure firmware update (TM), RTC-based billing, and RS485/RF communication via SCI/RIIC. Use Value: Integrated 12-bit D/A provides precision reference for comparator-based tamper detection; CRCA and MPU satisfy IEC62056 and IEC60730 Class B certification requirements. |
| Building Automation Gateway | Automotive Body Control Module |
|
Use Scenario: Protocol gateway bridging BACnet MS/TP, KNX, and Modbus RTU in commercial HVAC controllers. IC Role / Device Role / Timing Role: Multi-protocol host processor using SCIh for LIN, RIIC for sensor networks, and CAN FD for backbone communication. Use Value: 13 SCI channels (including SCIm with 16-byte FIFO) enable concurrent protocol stacks; 144-pin package provides sufficient I/O for isolated transceivers and status LEDs. |
Use Scenario: Under-hood junction box managing lighting, wipers, and HVAC actuators with diagnostic reporting. IC Role / Device Role / Timing Role: Safety-aware controller performing watchdog supervision, LVD monitoring, and CAN FD diagnostics messaging per UDS standards. Use Value: G-version temperature rating (–40°C to +105°C), IWDTa windowing, and CAC clock accuracy monitoring meet AEC-Q100 Grade 2 requirements for body electronics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605GDFP#30 | Same RX660 Group, 100-pin LFQFP, 512 KB code flash, 17-channel A/D, no sub-clock oscillator or JTAG | Limited peripheral count and no RTC capability; suitable for cost-sensitive, space-constrained designs without calendar/timekeeping | Select when board layout requires smaller footprint and real-time clock functionality is unnecessary. |
| R5F566T5GDFP#30 | RX66T variant, same 100-pin package, optimized for motor control with dual MTU3 units and enhanced PWM resolution | Higher PWM channel density and encoder interface support; lacks CAN FD and remote control receiver | Prefer for servo/inverter applications demanding >8 PWM outputs and position feedback integration. |
Compared with R5F56604GGFP#10, the R5F56605GDFP#30 reduces pin count and feature set for lower BOM cost, while the R5F566T5GDFP#30 trades general-purpose peripherals for motor-specific acceleration - making R5F56604GGFP#10 optimal for mixed-signal, multi-protocol, safety-certified embedded systems requiring full peripheral integration in a 144-pin thermal package.
Availability
R5F56604GGFP#10 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and building automation gateways requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience.
Supply support for R5F56604GGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX660 Group - including R5F56604GGFP#10 - was designed for high-integrity embedded applications demanding real-time performance, functional safety compliance (IEC60730), and rich connectivity in extended temperature environments.
FAQ
What is the maximum operating frequency and core architecture of the R5F56604GGFP#10?
The R5F56604GGFP#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It delivers 709 CoreMark performance and includes an IEEE 754-compliant single-precision FPU, collective register bank save, and memory protection unit (MPU). The core supports little- or big-endian data arrangement and executes most instructions in a single cycle.
Does the R5F56604GGFP#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604GGFP#10 integrates a CAN FD module compliant with ISO 11898-1:2015, supporting both standard and extended frames. It enables data rates up to 5 Mbps in FD mode and includes built-in message filtering, FIFO buffering, and error handling - making R5F56604GGFP#10 suitable for automotive body networks and industrial fieldbus replacement.
What are the memory resources available on the R5F56604GGFP#10?
The R5F56604GGFP#10 includes 1 MB of on-chip code flash memory with zero-wait-state access at 120 MHz, 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles, and 128 KB of SRAM with no wait states. It also features a 12-byte unique ID and Trusted Memory (TM) functionality to protect critical firmware sections from unauthorized read-out.
How does the R5F56604GGFP#10 support functional safety standards like IEC60730?
The R5F56604GGFP#10 includes multiple hardware features for IEC60730 Class B compliance: memory protection unit (MPU), CRC calculator (CRCA), clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDTa) with windowing, RAM test-assist via DOCA, and register write protection. These are documented in the R01DS0393EJ0100 datasheet and supported by Renesas' safety manual.
What package type and thermal characteristics does the R5F56604GGFP#10 use?
The R5F56604GGFP#10 uses the PLQP0144KA-B package: a 144-pin LFQFP with 20 × 20 mm body, 0.5 mm pitch, and exposed thermal pad. It is rated for the G-version temperature range of –40°C to +105°C, and supports 5-V-tolerant I/O on four pins - enabling robust operation in industrial and automotive under-hood environments.
R5F56604GGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 88
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604GGFP#10 FAQ
1.How can I place an order for R5F56604GGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604GGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604GGFP#10 reliable?
The price and inventory of R5F56604GGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604GGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F56604GGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604GGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604GGFP#10?
R5F56604GGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604GGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604GGFP#10?
For technical support, including R5F56604GGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604GGFP#10 requirements.
6.How does Aetrix verify that R5F56604GGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604GGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604GGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F56604GGFP#10?
All R5F56604GGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604GGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604GGFP#10 part is unused and in its original packaging.
Return procedure for R5F56604GGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604GGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

