Renesas R5F56604HGFB#10
- Part No.:
- R5F56604HGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56604HGFB#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,546
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56604HGFB#10 from Renesas Electronics is a 32-bit RXv3 core microcontroller operating at up to 120 MHz, delivering 709 CoreMark performance. It integrates 1 Mbyte of on-chip code flash memory with zero-wait-state access, 128 Kbytes of SRAM, 32 Kbytes of reprogrammable data flash (100,000 write cycles), and supports CAN FD, 12-bit A/D and D/A converters, RTC, and remote control signal reception. It targets industrial motor control and embedded automation systems requiring functional safety compliance (IEC60730).
For engineers reviewing the R5F56604HGFB#10 datasheet, R5F56604HGFB#10 pinout, R5F56604HGFB#10 application, or R5F56604HGFB#10 equivalent, key selection considerations include its 144-pin LFQFP package (PLQP0144KA-B), 2.7–5.5 V single-supply operation, –40°C to +105°C G-version temperature range, integrated FPU, MPU, and Trusted Memory (TM) for secure firmware execution.
Technical Context
The R5F56604HGFB#10 implements the RXv3 CPU core with 113 instructions including IEEE 754-compliant single-precision floating-point operations, barrel shifter, 32×32→64-bit multiplier, and 32/32→32-bit divider. Its clock system combines an 8–24 MHz external main oscillator, 32.768 kHz sub-clock, and selectable on-chip oscillators (LOCO/HOCO/IWDT-dedicated), with independent PLL and frequency-division paths for ICLK (up to 120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKD (60 MHz), FCLK (60 MHz), and BCLK (40 MHz).
Peripheral integration includes a 1-channel CAN FD module compliant with ISO 11898-1:2015, 13 SCI channels (SCIk/SCIm/SCIh) supporting asynchronous, SPI-like, and I²C-like modes, 2 RIIC interfaces (400 kbps fast-mode), 1 RSPId interface (30 Mbps), 24-channel 12-bit S12ADH ADC with self-diagnosis and disconnection detection, and 4-channel CMPC analog comparators with D/A reference capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 709 CoreMark, IEEE 754 FPU, 16 register banks |
| Memory | 1 Mbyte code flash (no-wait @120 MHz), 32 Kbyte data flash (100k cycles), 128 Kbyte SRAM (no-wait) |
| Operating Voltage | 2.7–5.5 V supply (VCC), 3.0–5.5 V analog (AVCC0), supports 5-V tolerant I/O |
| Temperature Range | G-version: –40°C to +105°C, qualified for extended industrial environments |
| Package | 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch |
| Peripherals | CAN FD (1 ch), SCI (13 ch), RIIC (2 ch), RSPI (1 ch), S12ADH (24-ch 12-bit ADC), R12DAb (2-ch 12-bit DAC), CMPC (4 ch), RTCC, REMC |
| Safety Features | MPU (8 regions), Trusted Memory (TM), CRC calculator (CRCA), CAC, DOCA, register write protection |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 mm × 20 mm body, 0.5 mm lead pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0 | Power supply inputs | Core/analog supply pins; AVCC0 must be ≥ VCC and within 3.0–5.5 V for ADC/DAC accuracy |
| VSS, AVSS | Ground references | Digital/analog ground separation required for noise-sensitive analog operation |
| XTAL, EXTAL | Main clock oscillator terminals | Connect 8–24 MHz crystal/resonator; enables PLL-based 120 MHz system clock |
| RTCXTAL, RTCXTAL | Sub-clock oscillator terminals | Connect 32.768 kHz crystal; required for RTC and deep software standby mode |
| RES# | Active-low reset input | Asynchronous hardware reset; low pulse ≥ 100 ns triggers full system reset |
| MD0, MD1 | Mode setting pins | Configure boot mode (single-chip, SCI/FINE boot, user boot) at power-on reset |
| TRST#, TDI, TDO, TMS, TCK | JTAG debug interface | IEEE 1149.1-compliant boundary-scan and debug; supports full-speed tracing and flash programming |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART interface; supports baud rates up to 15 Mbps with programmable sampling timing |
| TXD1, RXD1 | SCI1 serial interface | Dedicated SCI channel with FIFO support; usable for bootloader or diagnostics communication |
| CTX0, CRX0 | CAN FD channel 0 | Differential CAN FD transceiver interface; compliant with ISO 11898-1:2015 physical layer |
| AD00–AD23 | Analog input channels | 24 dedicated pins for S12ADH ADC; support simultaneous sampling via ELC-triggered conversion |
| DA0, DA1 | D/A converter outputs | 2-channel 12-bit voltage outputs (0–AVCC0); usable as comparator reference or analog waveform generation |
| CMPC0–CMPC3 | Analog comparator inputs | 4 independent comparator channels; accept internal D/A or external reference voltages |
| REMCI | Remote control input | Single-pin IR carrier demodulation input; supports NEC, RC-5, and custom protocols via REMCa module |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754 single-precision arithmetic accelerates motor control algorithms and sensor fusion without software emulation |
| Trusted Memory (TM) | Hardware-enforced read protection for designated code flash regions prevents unauthorized firmware extraction during field updates |
| Event Link Controller (ELC) | 83 internal event signals enable autonomous peripheral coordination (e.g., MTU-triggered ADC start) without CPU intervention or interrupt latency |
| Deep software standby mode | RTC continues running while CPU, flash, and most peripherals are powered down; wake-up latency < 10 µs from external interrupt |
| IEC60730 safety support | Integrated oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), and self-diagnostic A/D functions reduce external safety component count |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase BLDC/PMSM motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, generating complementary PWM via MTU3a with dead-time compensation, and sampling current/voltage via S12ADH. Use Value: 120 MHz RXv3 core + FPU enables real-time torque calculation; 24-channel ADC supports dual-shunt or DC-link current sensing; CAN FD provides high-bandwidth fieldbus communication. | Use Scenario: DIN-rail mounted electricity meter with tariff switching, tamper detection, and HAN connectivity. IC Role / Device Role / Timing Role: System-on-chip managing metrology (S12ADH + CMPC), secure firmware updates (TM), time-of-use billing (RTCC), and PLC/RF communication (SCI/RIIC). Use Value: Integrated 12-bit D/A provides precise reference for comparator-based tamper detection; data flash stores calibration coefficients with 100k-cycle endurance; –40°C to +105°C rating ensures outdoor cabinet reliability. |
| Factory Automation I/O Module | Building Management System (BMS) Controller |
Use Scenario: Distributed digital I/O node with analog input, relay output, and fieldbus connectivity in PLC backplanes. IC Role / Device Role / Timing Role: Real-time I/O processor handling 24-channel analog acquisition, 4-channel D/A for 4–20 mA loop control, and CAN FD/RS485 (SCI) fieldbus interfacing. Use Value: 5-V tolerant I/O simplifies level-shifting with legacy sensors; ELC links MTU timers to ADC triggers for deterministic sampling; MPU isolates application and communication stacks for robustness. | Use Scenario: Central HVAC controller managing chillers, AHUs, and VAV boxes via BACnet MS/TP and LonWorks. IC Role / Device Role / Timing Role: Embedded host running BACnet stack, processing temperature/humidity sensor data (S12ADH + internal temp sensor), and driving actuators via D/A and GPIO. Use Value: On-chip RTC with leap-year correction enables accurate scheduling; RIIC interfaces with CO₂/VOC sensors; 134 GPIO pins support mixed digital/analog I/O expansion without external logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56605HGFB#10 | Same RX660 Group, identical package and pinout, but with 512 Kbyte code flash instead of 1 Mbyte | Suitable where firmware size < 512 KB; lower cost; same peripheral set and safety features | Select when application firmware fits in 512 KB and budget optimization is prioritized over future scalability |
| R5F56606HGFB#10 | Same RX660 Group, identical package and pinout, but lacks CAN FD module (replaced by additional SCI channels) | Targeted at non-automotive industrial applications where CAN FD is unnecessary but extra UART/I²C bandwidth is needed | Choose when CAN FD is not required and higher serial interface count improves system architecture simplicity |
Compared with R5F56605HGFB#10 and R5F56606HGFB#10, the R5F56604HGFB#10 uniquely balances maximum code density (1 Mbyte flash), full peripheral complement (including CAN FD), and extended temperature operation (–40°C to +105°C), making it optimal for safety-critical, feature-rich industrial edge controllers.
Availability
R5F56604HGFB#10 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, factory automation I/O modules, and building management systems requiring stable component supply across long product lifecycles.
Supply support for R5F56604HGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX660 Group, including the R5F56604HGFB#10, was designed specifically for industrial automation and motor control applications demanding functional safety (IEC60730), real-time determinism, and high analog integration in extended temperature environments.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56604HGFB#10?
The R5F56604HGFB#10 operates at a maximum frequency of 120 MHz and achieves 709 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, including single-cycle instruction execution, 32×32→64-bit hardware multiplier, and IEEE 754-compliant floating-point unit. The R5F56604HGFB#10 sustains this performance with zero-wait-state access to both 1 Mbyte code flash and 128 Kbyte SRAM, enabling deterministic real-time execution critical for motor control loops.
Does the R5F56604HGFB#10 support CAN FD, and what standard does it comply with?
Yes, the R5F56604HGFB#10 integrates one CAN FD module compliant with ISO 11898-1:2015, supporting both standard (11-bit) and extended (29-bit) frame formats. It delivers data rates up to 5 Mbps in the flexible data phase, with built-in error confinement, bit-rate switching, and CRC protection. This capability makes the R5F56604HGFB#10 suitable for high-bandwidth industrial fieldbus applications where legacy CAN 2.0B throughput is insufficient.
What are the analog capabilities of the R5F56604HGFB#10, and how are they used together?
The R5F56604HGFB#10 includes a 24-channel 12-bit S12ADH ADC, two 12-bit R12DAb D/A converters, and four CMPC analog comparators. The D/A outputs can serve as precision reference voltages for the comparators, enabling window-comparison monitoring of sensor signals. Simultaneously, the ADC supports ELC-triggered sampling synchronized to MTU timer events-critical for accurate current sensing in motor control. All analog blocks share the same AVCC0 supply domain and benefit from on-chip temperature sensor calibration.
How does the R5F56604HGFB#10 support functional safety standards like IEC60730?
The R5F56604HGFB#10 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection for main/sub clocks, clock frequency accuracy measurement circuit (CAC), RAM test-assist function via DOC, CRC calculator (CRCA) for memory/data integrity, independent watchdog timer (IWDTa) with windowing, and register write protection. These eliminate the need for external safety monitors in many industrial control designs, reducing BOM cost and board space while maintaining diagnostic coverage >90%.
What debugging interfaces does the R5F56604HGFB#10 provide, and are they compatible with standard tools?
The R5F56604HGFB#10 supports both JTAG (IEEE 1149.1) and FINE (one-wire) debugging interfaces. JTAG enables full-speed SWD-style tracing, flash programming, and boundary-scan testing using standard Renesas E2 studio, IAR Embedded Workbench, or SEGGER J-Link tools. FINE provides minimal-pin debugging for space-constrained layouts. Both interfaces support real-time variable watch, breakpoint insertion, and memory inspection-essential for validating complex motor control algorithms on the R5F56604HGFB#10.
R5F56604HGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 130
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56604HGFB#10 FAQ
1.How can I place an order for R5F56604HGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56604HGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56604HGFB#10 reliable?
The price and inventory of R5F56604HGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56604HGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F56604HGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56604HGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56604HGFB#10?
R5F56604HGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56604HGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56604HGFB#10?
For technical support, including R5F56604HGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56604HGFB#10 requirements.
6.How does Aetrix verify that R5F56604HGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F56604HGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56604HGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F56604HGFB#10?
All R5F56604HGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56604HGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56604HGFB#10 part is unused and in its original packaging.
Return procedure for R5F56604HGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56604HGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

