My Inquiry
My Account
Renesas R5F566NDDDLK#20
- Part No.:
- R5F566NDDDLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F566NDDDLK#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,406
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDDDLK#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), dual-bank flash architecture, IEEE-754 double-precision FPU, and integrated Ethernet MAC + PHY, CAN, SDHI, QSPI, and GLCDC. It targets industrial HMI, networked edge controllers, and embedded gateways requiring deterministic real-time performance and rich peripheral integration.
For engineers reviewing the R5F566NDDDLK#20 datasheet, R5F566NDDDLK#20 pinout, R5F566NDDDLK#20 application, or R5F566NDDDLK#20 equivalent, this MCU delivers verified 698 CoreMark score, IEC60730-compliant self-test features, hardware-accelerated 2D graphics rendering, and full-speed USB 2.0 host/function with OTG support - all in a 176-pin LFBGA package with 5-V-tolerant I/Os.
Technical Context
The R5F566NDDDLK#20 implements the RXv3 CPU core with 16×32-bit general-purpose registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. Its clock system integrates dual PLLs, selectable HOCO/LOCO oscillators, and independent domain clocks (ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz) enabling precise peripheral timing control.
Peripheral subsystems include an Ethernet controller with MII/RMII, 3-channel CAN (ISO11898-1), 13-channel SCI (with FIFO, smart-card, SPI/I²C emulation), 3×RSPI, 1×QSPI, SDHI (25 MB/s), MMCIF (30 MB/s), and parallel camera interface (PDC). Real-time capabilities are reinforced by 29 timers including GPTW (32-bit ×4), MTU3a (16/32-bit ×9), and RTC with battery backup and time-capture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark, IEEE-754 double-precision FPU |
| Memory | 4 MB code flash (dual-bank), 32 KB data flash (100k write cycles), 1 MB SRAM (no wait states), 32 KB ECC RAM (SEC-DED) |
| Package & Pins | PLQP0176KB-C 176-pin LFBGA (24 × 24 mm, 0.5 mm pitch), 136 GPIOs, 19 5-V-tolerant pins |
| Connectivity | Ethernet MAC + PHY (10/100 Mbps), 3×CAN, 13×SCI, 3×RSPI, 1×QSPI, SDHI, USB 2.0 FS host/function/OTG |
| Analog | Two 12-bit ADC units (8 + 21 channels), 2×12-bit DAC, on-chip temperature sensor |
| Graphics & Media | GLCDC (3-plane overlay), DRW2D (vector/bit-blit), PDC (CMOS camera interface), SSIE (2-channel audio) |
| Security & Compliance | Optional TSIP/AES-128/192/256, IEC60730 self-test (CRC, IWDTa, A/D diagnosis, oscillator detection) |
Pinout & Package
Package: PLQP0176KB-C - 176-pin Low-Profile Quad Flat Ball Grid Array (24 × 24 mm, 0.5 mm ball pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V single-supply operation; separate analog domains enable noise-sensitive ADC/DAC stability |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; supports coin-cell or supercapacitor backup |
| RES# | Active-low reset input | Hardware reset assertion; compatible with open-drain push-pull drivers and external supervisor ICs |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystals; enables high-accuracy timing for Ethernet, USB, and RTC |
| MD0–MD2 | Mode selection inputs | Determine boot source (SCI/USB/FINE) and operating mode at power-on reset |
| ETXD0–7 / ETXCK / ERXD0–7 / ERXCK | Ethernet MII interface | Direct connection to external PHY without level-shifting; supports 10/100 Mbps full/half-duplex |
| TXD0 / RXD0 / RTS0 / CTS0 | SCI0 UART interface | Standard asynchronous serial port with hardware flow control; used for debug console or host communication |
| SD0DAT0–3 / SD0CMD / SD0CLK | SDHI 4-bit bus interface | Direct attachment to SD memory cards or SDIO peripherals (Wi-Fi, Bluetooth modules) |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless firmware update without halting execution or losing real-time responsiveness |
| Hardware-accelerated 2D graphics (DRW2D) | Offloads GUI rendering from CPU: supports vector drawing, bit-blit with rotation/stretching, and CLUT-based color conversion |
| Integrated Ethernet PHY + MAC | Eliminates external PHY chip; reduces BOM cost and PCB area while maintaining IEEE 802.3u compliance and WoL capability |
| IEC60730 Class B support | Includes built-in CRC accelerator, IWDTa with window function, oscillator stop detection, and A/D self-diagnostic - certified for safety-critical applications |
| Event Link Controller (ELC) | Enables zero-CPU-intervention peripheral chaining (e.g., timer-triggered ADC sampling → DMA transfer → interrupt generation) |
Applications
| Industrial HMI Panel | Smart Gateway Controller |
|---|---|
|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Main application processor running FreeRTOS, driving 480×272 LCD via GLCDC, capturing touch via SCI-based controller, and communicating over CAN/Ethernet. Use Value: Integrated DRW2D renders smooth animations at <1 ms per frame; dual-bank flash allows OTA updates without machine downtime. |
Use Scenario: Protocol translation hub aggregating Modbus RTU (via RS485 SCI), CANopen (industrial drives), and MQTT (cloud uplink via Ethernet). IC Role / Device Role / Timing Role: Central protocol bridge with deterministic task scheduling, hardware CRC for Modbus, and secure TLS offload via TSIP. Use Value: On-chip Ethernet PHY + SDHI enables local firmware storage and remote diagnostics; 136 GPIOs support multiple isolated serial interfaces. |
| Networked Edge Sensor Node | Embedded Vision System |
|
Use Scenario: Environmental monitoring node with multi-sensor fusion (temp, humidity, CO₂), cellular backhaul, and local web server. IC Role / Device Role / Timing Role: Primary MCU managing sensor ADC reads, TCP/IP stack (LwIP), HTTPS server, and USB CDC virtual COM for field configuration. Use Value: 1 MB SRAM accommodates full TCP/IP stack + web assets; USB 2.0 OTG allows direct field technician access without external adapters. |
Use Scenario: Low-latency vision preprocessing unit for barcode scanning or object presence detection using CMOS image sensor. IC Role / Device Role / Timing Role: Image acquisition controller using PDC for parallel sensor interface, DRW2D for ROI cropping, and CAN/Ethernet for result forwarding. Use Value: PDC captures 8-bit YUV frames at up to 30 fps; hardware DMA channels (DMACAa/EXDMAC) move pixel data directly to SRAM without CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NEDDLK#20 | Same RX66N family, identical 176-pin LFBGA package, but with 2 MB code flash (vs. 4 MB) and no TSIP encryption option | Suitable for cost-sensitive designs where firmware size ≤2 MB and cryptographic acceleration is not required | Select when BOM cost reduction is prioritized over future firmware scalability or security certification needs |
| R5F572MHDDFK#30 | RX72M group part in 144-pin LFQFP; higher 240 MHz CPU, 2 MB flash, no integrated Ethernet PHY, adds EtherCAT slave support | Better for motion control systems needing EtherCAT, but requires external PHY and lacks SDHI/GLCDC for HMI | Choose for real-time motion applications over HMI-rich edge devices; incompatible pinout and peripheral set |
Compared with R5F566NDDDLK#20, the R5F566NEDDLK#20 reduces flash capacity and removes TSIP, lowering cost but limiting secure boot and firmware update flexibility; the R5F572MHDDFK#30 trades integrated Ethernet/graphics for EtherCAT and higher CPU speed, targeting motion control rather than visual edge nodes.
Availability
R5F566NDDDLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway, and embedded vision applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production ramp.
Supply support for R5F566NDDDLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66N Group, including R5F566NDDDLK#20, was designed for high-performance industrial edge applications demanding integrated connectivity (Ethernet/CAN/USB), rich graphics (GLCDC/DRW2D), and functional safety (IEC60730).
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDDDLK#20?
The R5F566NDDDLK#20 operates at a maximum frequency of 120 MHz and achieves a verified 698 CoreMark score under benchmark conditions. This performance stems from its RXv3 CPU core with optimized pipeline, double-precision FPU, and zero-wait-state 4 MB flash access - making R5F566NDDDLK#20 suitable for computationally intensive real-time tasks in industrial control and HMI applications.
Does the R5F566NDDDLK#20 include an integrated Ethernet PHY?
Yes, the R5F566NDDDLK#20 integrates both Ethernet MAC and a full IEEE 802.3u-compliant PHY supporting 10/100 Mbps MII/RMII interfaces. This eliminates the need for an external PHY chip, reducing bill-of-materials cost and PCB footprint. The R5F566NDDDLK#20 also includes PMGI and EDMAC peripherals to offload PHY management and frame handling from the CPU.
What graphics capabilities does the R5F566NDDDLK#20 support?
The R5F566NDDDLK#20 integrates a Graphic-LCD Controller (GLCDC) supporting 3-plane overlay (background, graphic 1, graphic 2) and a dedicated 2D Drawing Engine (DRW2D) for vector drawing, bit-blit, rotation, and stretching. These accelerators enable smooth GUI rendering without burdening the RXv3 CPU - a key advantage of R5F566NDDDLK#20 in HMI and display-intensive edge applications.
Is the R5F566NDDDLK#20 qualified for IEC60730 Class B compliance?
Yes, the R5F566NDDDLK#20 includes hardware features required for IEC60730 Class B compliance: oscillation-stop detection, hardware CRC accelerator (CRCA), independent watchdog timer (IWDTa) with window function, self-diagnostic A/D converter test, and register write protection. These are documented in the R5F566NDDDLK#20 datasheet and supported by Renesas' safety manual - enabling certified safety firmware development.
What is the package type and pin count of the R5F566NDDDLK#20?
The R5F566NDDDLK#20 uses the PLQP0176KB-C package: a 176-pin Low-Profile Quad Flat Ball Grid Array measuring 24 × 24 mm with 0.5 mm ball pitch. It provides 136 general-purpose I/O pins, 19 of which are 5-V tolerant, and supports multiple power domains (VCC, AVCC0, AVCC1, VBATT) - confirming R5F566NDDDLK#20's suitability for mixed-voltage industrial designs.
R5F566NDDDLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX66N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDDDLK#20 FAQ
1.How can I place an order for R5F566NDDDLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDDDLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDDDLK#20 reliable?
The price and inventory of R5F566NDDDLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDDDLK#20 is usually 5 days.
3.What payment methods are accepted for R5F566NDDDLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDDDLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDDDLK#20?
R5F566NDDDLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDDDLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDDDLK#20?
For technical support, including R5F566NDDDLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDDDLK#20 requirements.
6.How does Aetrix verify that R5F566NDDDLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NDDDLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDDDLK#20 meets industry standards.
7.What is the process for return or replacement of R5F566NDDDLK#20?
All R5F566NDDDLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDDDLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDDDLK#20 part is unused and in its original packaging.
Return procedure for R5F566NDDDLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDDDLK#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
