Renesas R5F566NDDGBG#20
- Part No.:
- R5F566NDDGBG#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F566NDDGBG#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDDGBG#20 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial real-time applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM generation - deployed in servo drives, inverters, and industrial PLCs.
For engineers reviewing the R5F566NDDGBG#20 datasheet, R5F566NDDGBG#20 pinout, R5F566NDDGBG#20 application, or R5F566NDDGBG#20 equivalent, key selection criteria include its 144-pin LFQFP package, 160-MHz GPTW/HRPWM timing resolution (195 ps min), dual 12-bit ADC units with pseudo-differential PGA, CAN 2.0B interface, and IEC60730 safety support including CAC, CRCA, and register write protection.
Technical Context
The R5F566NDDGBG#20 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and configurable endian mode. It integrates three independent 12-bit A/D converter units (S12ADH) supporting simultaneous sampling across 30 channels, with dedicated sample-and-hold circuits and programmable gain amplifiers on six channels.
Its timer subsystem includes ten 32-bit GPTW channels with synchronous start/stop, dead-time control, and ELC-triggered operation, plus four HRPWM channels delivering 195 ps minimum timing resolution at 160 MHz - enabling precise gate drive for SiC/GaN-based motor inverters. The MCU supports full-speed USB 2.0 host/function/OTG and ISO 11898-1 CAN with 32 mailboxes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark - enables deterministic real-time motor control loops with sub-microsecond interrupt latency. |
| Memory | 1 MB code flash (no wait cycles ≤120 MHz), 128 KB SRAM (no wait states), 32 KB data flash (100k erase/write cycles) - supports field firmware updates and parameter storage without external memory. |
| PWM Capability | 10-channel 32-bit GPTW + 4-channel HRPWM (195 ps resolution) - delivers precise phase-aligned, non-overlapping waveforms for 3-phase/5-phase inverter topologies. |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 units), 6-channel CMPC comparator, 2-channel 12-bit D/A - enables closed-loop current/voltage sensing with simultaneous sampling and reference generation. |
| Communication | CAN 2.0B (32 mailboxes), full-speed USB 2.0 host/function/OTG, 7-channel SCI (including LIN-capable SCI12), RIIC (400 kbps), RSPI (30 Mbps) - supports multi-protocol industrial connectivity. |
| Safety & Security | IEC60730-compliant features: CAC clock accuracy monitoring, CRCA CRC engine, DOC RAM test assist, TSIP-Lite AES-128/256, register write protection - meets Class B functional safety requirements. |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-grade), 2.7–5.5 V supply - suitable for high-temperature industrial motor control enclosures. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC (2.7–5.5 V) for digital logic; AVCC0/1/2 (3.0–5.5 V) for analog peripherals - enables noise-isolated mixed-signal operation. |
| MTIOC0A–MTIOC9A | GPTW waveform output | 10 dedicated PWM output pins (GPTW0–GPTW9) with POE3B-controlled high-impedance disable - allows safe gate driver shutdown during fault conditions. |
| ADTRG0–ADTRG2 | A/D conversion trigger | Three hardware trigger inputs synchronized to GPTW/MTU3 events - enables precise current sampling aligned to PWM center/edge points. |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART interface with programmable baud rate generator - used for debug console, parameter configuration, or HMI communication. |
| TXD12/RXD12 | SCI12 LIN interface | LIN 2.2-compliant transceiver pins - supports automotive body control and sensor networks without external transceiver. |
| TXD11/RXD11 | SCI11 FIFO interface | 16-byte TX/RX FIFO buffers - reduces CPU overhead for high-throughput serial telemetry or firmware updates. |
| USB_DP/USB_DM | USB 2.0 differential pair | Integrated full-speed transceiver with 2 KB on-chip buffer - enables USB device enumeration and host-mode firmware download without external PHY. |
| CTX0/CRX0 | CAN transceiver interface | Dedicated CAN 2.0B controller pins with 32 mailbox buffers - supports real-time motion coordination in multi-axis systems. |
Key Features
| Feature | Design Value |
|---|---|
| High-resolution PWM (HRPWM) | 4 channels with 195 ps minimum timing resolution at 160 MHz - enables <1 ns dead-time control for SiC MOSFET gate drivers. |
| Simultaneous Sampling ADC | 30-channel 12-bit S12ADH with 3 independent sample-and-hold units - captures phase currents and DC-link voltage in one cycle for vector control. |
| Event Link Controller (ELC) | 188 internal event signals routed without CPU intervention - links GPTW overflow to ADC trigger, comparator fault to POE shutdown, reducing ISR latency. |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption, true random number generator, key protection - secures firmware updates and protects proprietary motor algorithms. |
| IEC60730 Safety Support | Oscillation-stop detection, RAM test assist (DOC), CAC clock monitoring, CRCA - satisfies Class B self-test requirements for industrial safety certification. |
Applications
| Industrial Servo Drives | Motor Inverters |
|---|---|
|
Use Scenario: Real-time field-oriented control (FOC) of PMSM/BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Primary motor control MCU executing position/speed/current loops at 20 kHz, synchronizing PWM, ADC, and encoder capture. Use Value: 160 MHz GPTW + 195 ps HRPWM ensures <100 ns dead-time accuracy, minimizing shoot-through risk in 650 V SiC inverters. |
Use Scenario: High-efficiency variable-frequency drives (VFDs) for HVAC compressors and pumps. IC Role / Device Role / Timing Role: Central controller managing 3-phase PWM generation, analog sensing, thermal monitoring, and Modbus RTU communication. Use Value: Integrated 30-channel ADC with simultaneous sampling eliminates external multiplexers, reducing BOM cost and PCB area by 12%. |
| Programmable Logic Controllers | Industrial Human-Machine Interfaces |
|
Use Scenario: Compact PLCs requiring deterministic I/O scanning, motion control, and safety monitoring. IC Role / Device Role / Timing Role: Main processor running ladder logic interpreter, managing CANopen network, and executing safety checks via CAC/CRCA. Use Value: On-chip 1 MB flash stores multiple firmware images; data flash retains calibration data across 100k power cycles - extends field service life. |
Use Scenario: Touch-enabled operator panels with local logic, USB firmware update, and real-time diagnostics. IC Role / Device Role / Timing Role: Embedded controller handling display refresh, button polling, USB mass storage emulation, and CAN bus diagnostics. Use Value: Full-speed USB 2.0 OTG + 2 KB buffer enables drag-and-drop firmware updates without host PC software - cuts commissioning time by 40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NEDGBG#20 | Same RX66T family, identical 144-pin LFQFP package and 160 MHz core, but with 512 KB code flash (vs. 1 MB) and 64 KB SRAM (vs. 128 KB). | Targeted at cost-sensitive inverters with smaller firmware footprints and reduced real-time buffer requirements. | Select when application firmware size is <400 KB and SRAM usage remains under 50 KB - reduces unit cost without sacrificing peripheral set. |
| R5F566TKDGBG#20 | Same package and flash/SRAM capacity, but adds Trusted Secure IP (TSIP) with enhanced key management and secure boot - not TSIP-Lite. | Required for applications needing Common Criteria EAL4+ certification or secure OTA firmware delivery with hardware-rooted trust. | Choose only if cryptographic key lifecycle management, secure boot validation, or tamper-resistant key storage are mandatory - adds ~$0.85/unit cost. |
Compared with R5F566NDDGBG#20, R5F566NEDGBG#20 trades flash/SRAM headroom for lower cost in simpler motor control tasks, while R5F566TKDGBG#20 adds certified security features essential for connected industrial equipment subject to cybersecurity regulations.
Availability
R5F566NDDGBG#20 is available at Aetrix Electronics and suitable for industrial servo drives, motor inverters, and programmable logic controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience (–40°C to +105°C).
Supply support for R5F566NDDGBG#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets - with over 40 years of embedded system expertise.
The RX66T Group is designed specifically for high-performance motor control and real-time industrial automation, integrating precision PWM, multi-channel ADC, safety accelerators, and protocol stacks into a single chip - eliminating external co-processors in servo and inverter designs.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDDGBG#20?
The R5F566NDDGBG#20 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance per the official Renesas benchmark. This reflects deterministic real-time execution capability critical for motor control loops. The R5F566NDDGBG#20 uses the RXv3 CPU core with single-cycle instruction execution and integrated FPU, enabling fast mathematical operations required for field-oriented control algorithms.
Does the R5F566NDDGBG#20 support simultaneous sampling across all 30 ADC channels?
No - the R5F566NDDGBG#20 supports simultaneous sampling only within each of its three independent 12-bit A/D converter units (S12ADH): Unit 0 (8 channels), Unit 1 (8 channels), and Unit 2 (14 channels). Each unit has dedicated sample-and-hold circuits, allowing concurrent sampling across its assigned channels. Cross-unit synchronization requires ELC-triggered start signals, not true hardware simultaneity across all 30 channels.
What safety certifications and features does the R5F566NDDGBG#20 support for IEC60730 compliance?
The R5F566NDDGBG#20 includes multiple IEC60730 Class B–compliant features: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOC) for RAM testing, register write protection, and independent watchdog timer (IWDT). These are documented in the R01DS0315EJ0130 datasheet and enable self-test routines required for certification in industrial appliances and motor drives.
What is the resolution and timing capability of the HRPWM module in the R5F566NDDGBG#20?
The R5F566NDDGBG#20 integrates four HRPWM channels capable of controlling the rising/falling edges of GPTW-generated PWM waveforms with a minimum resolution of 195 ps when operating at 160 MHz. This enables precise dead-time insertion and edge alignment for SiC/GaN gate drivers. The HRPWM operates in conjunction with GPTW0–GPTW3 and requires no additional external timing ICs.
Which package variant corresponds to the R5F566NDDGBG#20, and what are its mechanical dimensions?
The R5F566NDDGBG#20 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size, 0.5 mm pin pitch, and exposed thermal pad. This package is rated for –40°C to +105°C operation (G-grade) and is compatible with standard reflow soldering profiles. Pin compatibility is maintained across all RX66T 144-pin variants.
R5F566NDDGBG#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDDGBG#20 FAQ
1.How can I place an order for R5F566NDDGBG#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDDGBG#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDDGBG#20 reliable?
The price and inventory of R5F566NDDGBG#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDDGBG#20 is usually 5 days.
3.What payment methods are accepted for R5F566NDDGBG#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDDGBG#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDDGBG#20?
R5F566NDDGBG#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDDGBG#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDDGBG#20?
For technical support, including R5F566NDDGBG#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDDGBG#20 requirements.
6.How does Aetrix verify that R5F566NDDGBG#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NDDGBG#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDDGBG#20 meets industry standards.
7.What is the process for return or replacement of R5F566NDDGBG#20?
All R5F566NDDGBG#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDDGBG#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDDGBG#20 part is unused and in its original packaging.
Return procedure for R5F566NDDGBG#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDDGBG#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

