Renesas R5F566NDHDBD#20
- Part No.:
- R5F566NDHDBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F566NDHDBD#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDHDBD#20 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 4-MB on-chip code flash (dual-bank), 1-MB SRAM (including 32-KB ECC RAM), and integrated Ethernet MAC, CAN, USB 2.0 FS, SDHI, QSPI, and GLCDC - designed for industrial HMI, gateway, and edge node applications requiring real-time control and rich connectivity.
For engineers reviewing the R5F566NDHDBD#20 datasheet, R5F566NDHDBD#20 pinout, R5F566NDHDBD#20 application, or R5F566NDHDBD#20 equivalent, this page delivers verified specifications, package mapping to PLQP0176KB-C (176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch), confirmed peripheral channel counts, real-time clock with battery backup, and IEC60730-compliant safety features - all extracted from Renesas R01DS0344EJ0120 Rev.1.20.
Technical Context
The R5F566NDHDBD#20 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, supporting little-endian or big-endian data arrangement, 113 instructions including DSP and floating-point ops, and collective register bank save across 16 banks. It integrates dual-clock domain operation: ICLK up to 120 MHz for CPU and PCLKA peripherals (ETHERC, GLCDC, DRW2D), and PCLKB up to 60 MHz for timers, ADC, and communication modules.
Its memory subsystem includes 4-MB code flash with 8.3-ns read cycle (no wait states at 120 MHz), 32-KB reprogrammable data flash (100,000 erase cycles), 1-MB SRAM (512 KB + 512 KB expansion), 32-KB ECC RAM (SEC-DED), and 8-KB standby RAM backed by VBATT. Peripheral timing is managed via independent clock dividers for ICLK, PCLKA–PCLKD, FCLK, and BCLK - enabling precise domain isolation for deterministic real-time behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark, double-precision FPU (IEEE-754) |
| Memory | 4 MB code flash (dual-bank), 32 KB data flash, 1 MB SRAM (512 KB + 512 KB), 32 KB ECC RAM |
| Package | PLQP0176KB-C: 176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch, –40°C to +85°C (D-version) |
| Connectivity | Ethernet MAC (10/100 Mbps), CAN (3 channels, 32 mailboxes each), USB 2.0 FS host/function, SDHI (25 MB/s), QSPI, 3× RSPI, 13× SCI, 3× I²C |
| Analog | Two 12-bit A/D converters (8 + 21 channels), two 12-bit D/A channels, on-chip temperature sensor |
| Timers & PWM | 32-bit GPTW (4 ch), 16-bit TPUa (6 ch), MTU3a (9 ch), CMT/CMTW, TMR, RTC with battery backup |
| Security & Safety | Optional TSIP/AES-128/192/256, IEC60730 compliance support (CRC, IWDT, self-diagnostic A/D, register write protection) |
Pinout & Package
Package: PLQP0176KB-C - 176-pin Low-Profile Quad Flat Ball Grid Array (LFBGA), 24 mm × 24 mm body, 0.5-mm ball pitch, 1.2-mm height, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V single-supply operation; AVCC0/AVCC1 dedicated for ADC reference stability |
| VBATT | Battery backup input | Enables RTC operation during main power loss; connects to coin-cell or backup source |
| RES# | Active-low reset input | Hardware reset assertion; synchronous release with internal POR/LVD logic |
| CLKIN / CLKOUT | External crystal interface | Supports 8–24 MHz crystal/resonator; feeds main PLL for 120-MHz system clock generation |
| ETH_MDC / ETH_MDIO | PHY management interface | MII/RMII-compliant PHY configuration and status polling without CPU intervention |
| TXD0 / RXD0 | SCI0 asynchronous serial I/O | Default UART boot interface; supports baud-rate generation via on-chip timer |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed transceiver | Integrated PHY enables bus-powered or self-powered OTG operation; no external resistors required |
| SD0_CLK / SD0_CMD / SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD/SDIO bus; supports high-speed mode (25 MB/s) per SD Physical Layer Spec v3.01 |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming/erasing while executing from alternate bank - critical for zero-downtime firmware updates |
| ECC-protected 32-KB RAM | Single-error correction and double-error detection ensures data integrity in safety-critical control loops and buffer storage |
| Event Link Controller (ELC) | 123 internal event sources can trigger peripheral actions (e.g., timer start, ADC conversion) without CPU involvement - reduces latency and ISR overhead |
| IEC60730-compliant safety suite | Includes oscillation-stop detection, CRC accelerator, IWDT with window function, A/D self-test, and register lock bits - simplifies Class B certification |
| Integrated graphics subsystem | GLCDC + DRW2D supports 3-plane overlay, 32-BPP rendering, bit-blit, rotation, and texture mapping - eliminates need for external GPU in HMI designs |
Applications
| Industrial Gateway | Smart HMI Terminal |
|---|---|
Use Scenario: Edge device aggregating Modbus RTU, CANopen, and EtherNet/IP data for cloud upload via TLS-secured MQTT. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler - manages concurrent Ethernet, CAN, and USB stacks with deterministic interrupt latency. Use Value: Dual-bank flash enables field-upgradable firmware without service interruption; 120-MHz FPU accelerates encryption and protocol parsing. |
Use Scenario: Touch-enabled factory operator panel with animated UI, local alarm logging, and SD-card-based recipe storage. IC Role / Device Role / Timing Role: Graphics controller and application processor - drives 800×480 RGB LCD via GLCDC while running FreeRTOS and LVGL. Use Value: Integrated DRW2D renders vector graphics and rotates icons in hardware; 1-MB SRAM hosts frame buffer and application heap. |
| Energy Metering Hub | Building Automation Controller |
Use Scenario: DIN-rail mounted meter concentrator collecting pulse inputs, RS485 submeters, and wireless Zigbee endpoints. IC Role / Device Role / Timing Role: High-accuracy timekeeping and synchronized sampling hub - RTC with leap-year compensation and 12-bit dual A/D units sample voltage/current simultaneously. Use Value: Battery-backed RTC maintains calendar accuracy during mains failure; ECC RAM protects accumulated kWh counters from bit flips. |
Use Scenario: HVAC controller managing fan speed, valve position, and occupancy sensors across BACnet MS/TP and LonWorks networks. IC Role / Device Role / Timing Role: Multi-protocol field controller - runs CAN, SCI-based MS/TP, and RIIC for sensor fusion with sub-100 µs jitter. Use Value: TPUa/MTU3a timers generate precise PWM for EC fans; ELC links motion sensor interrupts directly to GPIO toggles - bypassing software latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NEHDBD#20 | Same RX66N group, identical package and pinout, but with 2-MB code flash and 512-KB SRAM (vs. 4-MB/1-MB) | Suitable for cost-sensitive designs where firmware size < 2 MB and RAM footprint ≤ 512 KB | Select when full 4-MB flash and 1-MB RAM are not required - reduces BoM cost without layout change |
| R5F566TDDFB#30 | RX66T group variant; same 120-MHz RXv3 core but optimized for motor control - adds 3-phase PWM timers (GPTP), higher-resolution A/D (14-bit), no Ethernet or GLCDC | Targeted at servo/inverter drives needing advanced PWM dead-time control and fast current-loop sampling | Choose only for motor control applications; lacks Ethernet, SDHI, and graphics - not a functional substitute for R5F566NDHDBD#20 |
Compared with R5F566NDHDBD#20, R5F566NEHDBD#20 offers identical peripheral set and pin compatibility at reduced memory capacity, while R5F566TDDFB#30 trades connectivity and graphics for enhanced motor-control peripherals - making it unsuitable as a drop-in replacement but viable for specialized motion systems.
Availability
R5F566NDHDBD#20 is available at Aetrix Electronics and suitable for industrial gateways, smart HMI terminals, energy metering hubs, and building automation controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F566NDHDBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66N Group - including R5F566NDHDBD#20 - was engineered for high-performance industrial edge devices demanding real-time determinism, rich connectivity (Ethernet/CAN/USB/SD), and functional safety compliance (IEC60730), with emphasis on HMI, gateway, and protocol-conversion use cases.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDHDBD#20?
The R5F566NDHDBD#20 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's 113-instruction set, dual-issue capability for select operations, and zero-wait-state access to 4-MB on-chip flash and 1-MB SRAM - enabling deterministic execution in real-time industrial firmware.
Does the R5F566NDHDBD#20 support Ethernet and CAN simultaneously, and how many channels are available?
Yes, the R5F566NDHDBD#20 supports Ethernet MAC (10/100 Mbps, MII/RMII) and three independent CAN channels (ISO11898-1 compliant, 32 mailboxes per channel) concurrently. Each CAN channel operates with dedicated message buffers and filtering logic, and Ethernet uses its own DMA controller (EDMACa) - allowing full-duplex network stack operation alongside CAN bus monitoring without resource contention.
What package type and thermal specifications apply to the R5F566NDHDBD#20?
The R5F566NDHDBD#20 is supplied in the PLQP0176KB-C package: a 176-ball LFBGA with 24 mm × 24 mm footprint, 0.5-mm pitch, and 1.2-mm height. It is rated for industrial temperature range (–40°C to +85°C), has a thermal resistance (θJA) of 26.5°C/W, and supports reflow soldering per JEDEC J-STD-020D.3 - validated for high-reliability PCB assembly in harsh environments.
How does the R5F566NDHDBD#20 handle functional safety requirements such as IEC60730?
The R5F566NDHDBD#20 includes hardware features required for Class B IEC60730 compliance: oscillation-stop detection, CRC calculation accelerator (CRCA), independent watchdog timer (IWDTa) with configurable window, self-diagnostic A/D converter test mode, and register write-protection bits. These are documented in Renesas Application Note R01AN3989JJ0100 and enable systematic fault coverage without external components.
Is the R5F566NDHDBD#20 pin-compatible with other RX66N variants, and what are the key memory differences?
Yes, the R5F566NDHDBD#20 shares identical pinout and package (PLQP0176KB-C) with other 176-pin RX66N MCUs like R5F566NEHDBD#20 and R5F566NCHDBD#20. Key memory differences include: R5F566NDHDBD#20 offers 4-MB code flash and 1-MB SRAM, whereas R5F566NEHDBD#20 provides 2-MB flash and 512-KB SRAM - all variants retain the same peripheral count and clock architecture.
R5F566NDHDBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX66N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDHDBD#20 FAQ
1.How can I place an order for R5F566NDHDBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDHDBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDHDBD#20 reliable?
The price and inventory of R5F566NDHDBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDHDBD#20 is usually 5 days.
3.What payment methods are accepted for R5F566NDHDBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDHDBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDHDBD#20?
R5F566NDHDBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDHDBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDHDBD#20?
For technical support, including R5F566NDHDBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDHDBD#20 requirements.
6.How does Aetrix verify that R5F566NDHDBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NDHDBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDHDBD#20 meets industry standards.
7.What is the process for return or replacement of R5F566NDHDBD#20?
All R5F566NDHDBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDHDBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDHDBD#20 part is unused and in its original packaging.
Return procedure for R5F566NDHDBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDHDBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

