My Inquiry
My Account
Renesas R5F566NDHDFB#30
- Part No.:
- R5F566NDHDFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F566NDHDFB#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:105
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDHDFB#30 from Renesas is a 120-MHz 32-bit RXv3 MCU with double-precision IEEE-754 FPU, 4-MB on-chip code flash (dual-bank), 1-MB SRAM (including 32-KB ECC RAM), Ethernet MAC + PHY, CAN (3 channels), and GLCDC/DRW2D for embedded HMI applications in industrial gateways and networked control systems.
For engineers reviewing the R5F566NDHDFB#30 datasheet, R5F566NDHDFB#30 pinout, R5F566NDHDFB#30 application, or R5F566NDHDFB#30 equivalent, key selection criteria include dual-bank flash for safe firmware updates, 182 GPIOs with 5-V tolerance, 12-bit A/D (29 total channels), integrated Ethernet PHY, and -40°C to +105°C operation in PLQP0176KB-C package.
Technical Context
The R5F566NDHDFB#30 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, supporting little-endian data and single/double-precision IEEE-754 floating-point arithmetic. Its memory subsystem includes 4-MB code flash with zero-wait access at full speed, 32-KB data flash rated for 100,000 erase/write cycles, and 1-MB SRAM split into no-wait main RAM, 32-KB ECC-protected RAM, and 8-KB standby RAM.
Peripherals are clocked across four domains: ICLK (up to 120 MHz for CPU), PCLKA (up to 120 MHz for ETHERC, GLCDC, DRW2D), PCLKB (up to 60 MHz for timers, SCI, I²C), and PCLKC/PCLKD (up to 60 MHz for two independent 12-bit A/D units). The ELC enables hardware-triggered inter-module coordination without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark, double-precision FPU, MPU support |
| Memory | 4-MB code flash (dual-bank, BGO), 32-KB data flash (100k cycles), 1-MB SRAM (no wait), 32-KB ECC RAM (SEC-DED) |
| Package | PLQP0176KB-C, 176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch, –40°C to +105°C (G-version) |
| Connectivity | Ethernet MAC + integrated PHY (10/100 Mbps, MII/RMII), 3× CAN (ISO 11898-1), 13× SCI, 3× I²C (1 Mbps), 3× RSPI, 1× QSPI |
| Analog | Two 12-bit A/D units (8 + 21 channels), 2× 12-bit D/A, on-chip temperature sensor |
| Graphics & Media | GLCDC (3-plane overlay), DRW2D (vector/bit-blit), PDC (CMOS camera interface), SDHI (25 MB/s), MMCIF (30 MB/s) |
| Timers & Control | 4× GPTW (32-bit PWM), 9× MTU3a, 6× TPUa, 4× TMR, CMT/CMTW, RTC with battery backup, IWDT |
Pinout & Package
PLQP0176KB-C is a 176-pin low-profile quad flat no-lead (LFBGA) package measuring 24 × 24 mm with 0.5-mm pitch, qualified for industrial temperature range (–40°C to +105°C). It supports 182 general-purpose I/O pins - including 19 with 5-V tolerance - and features dedicated power/ground distribution optimized for high-speed digital and mixed-signal operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Main/analog power supply | 2.7–3.6 V operation; separate analog domains enable noise-sensitive ADC stability |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; requires external coin cell or capacitor |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 8–24 MHz external resonator for precise system clock generation |
| ETH_MDC / ETH_MDIO | PHY management interface | IEEE 802.3u-compliant MDIO bus for configuring external or integrated PHY registers |
| ETH_TXD0–3 / ETH_RXD0–3 | Ethernet data lanes | MII interface signals; RMII mode uses subset (TXD0/1, RXD0/1, TX_EN, CRS_DV, REF_CLK) |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver I/O | Differential signaling compliant with ISO 11898-1; internal termination optional via register |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus; supports SD memory and SDIO cards per Physical Layer Spec v3.01 |
| GLCD_D0–23 | RGB parallel LCD data bus | 24-bit RGB interface supporting up to WXGA resolution; synchronized with GLCDC timing engine |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank code flash | Enables background programming and safe over-the-air firmware updates without halting execution |
| ECC-protected SRAM | 32-KB RAM with SEC-DED error correction ensures data integrity in safety-critical real-time tasks |
| Integrated Ethernet PHY | Eliminates need for external PHY IC and associated magnetics, reducing BOM count and PCB area |
| Event Link Controller (ELC) | Hardware routing of 123 internal events allows timer-triggered ADC sampling or PWM-triggered capture without CPU overhead |
| GLCDC + DRW2D | On-chip graphics controller and 2D accelerator offload GUI rendering from CPU, enabling responsive HMI on RTOS |
| IEC 60730 compliance support | Includes oscillation-stop detection, CRC accelerators, IWDT, self-diagnostic A/D, and register write protection for Class B certification |
Applications
| Industrial Ethernet Gateway | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic between field devices and cloud SCADA systems. IC Role / Device Role / Timing Role: Primary application processor running real-time OS, managing dual Ethernet ports (one as MAC+PHY, one as MAC-only with external PHY), and executing protocol stacks. Use Value: Integrated Ethernet PHY and 120-MHz RXv3 core enable deterministic packet processing at line rate with <10 µs interrupt latency. | Use Scenario: Driving 7-inch WVGA TFT-LCD panels with touch overlay in factory-floor operator terminals. IC Role / Device Role / Timing Role: Graphics subsystem controller handling frame buffer management, alpha blending, and 2D drawing via DRW2D engine. Use Value: GLCDC supports triple-layer composition and DRW2D accelerates icon animation and button rendering, reducing CPU load by >60% vs. software-only rendering. |
| Smart Energy Meter Hub | Automated Test Equipment (ATE) |
Use Scenario: Collecting and preprocessing metering data from multiple smart meters via RS485 (SCI), CAN, and PLC interfaces before secure upload. IC Role / Device Role / Timing Role: Secure data concentrator with AES-128/192/256 encryption, RTC timestamping, and tamper-detection I/O monitoring. Use Value: On-chip TSIP module provides certified cryptographic acceleration, while 32-KB ECC RAM protects calibration constants against bit flips. | Use Scenario: Controlling precision analog stimulus/response paths using synchronized 12-bit A/D and D/A with sub-microsecond timing. IC Role / Device Role / Timing Role: Mixed-signal test controller coordinating GPTW-triggered ADC sampling, DMA transfer to SRAM, and real-time pass/fail analysis. Use Value: Two independent 12-bit A/D units (29 total channels) and 4-GPTW timers allow simultaneous multi-channel acquisition with jitter <10 ns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NEHDFB#30 | Same RX66N group, identical PLQP0176KB-C package, but with 2-MB code flash (vs. 4-MB) and no dual-bank capability | Suitable for cost-sensitive designs where firmware size <2 MB and background update is not required | Select when BOM cost reduction outweighs field-upgrade flexibility and larger code footprint needs |
| R5F566TDDFK#30 | Same feature set but in smaller PLQP0144KA-B (144-pin, 20×20 mm) package; reduced I/O count (136 vs. 182) and fewer peripheral channels | Fits space-constrained applications such as compact IoT edge nodes or portable diagnostic tools | Choose when board area is critical and full 182-pin I/O and dual Ethernet are unnecessary |
Compared with R5F566NDHDFB#30, the R5F566NEHDFB#30 trades dual-bank flash and 2-MB extra code space for lower unit cost, while the R5F566TDDFK#30 sacrifices I/O count and peripheral channel depth to achieve 25% smaller footprint - both require PCB redesign and firmware adaptation due to non-pin-compatible packages.
Availability
R5F566NDHDFB#30 is available at Aetrix Electronics and suitable for industrial gateways, HMI displays, smart energy hubs, and automated test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F566NDHDFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX66N Group is designed for high-performance, safety-aware industrial connectivity and HMI applications - integrating real-time processing, rich peripherals, and functional safety features in a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDHDFB#30?
The R5F566NDHDFB#30 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's efficient pipeline, dual-precision FPU, and zero-wait 4-MB flash access - enabling deterministic real-time response in demanding industrial control loops.
Does the R5F566NDHDFB#30 include an integrated Ethernet PHY?
Yes, the R5F566NDHDFB#30 integrates a full IEEE 802.3-compliant Ethernet PHY supporting 10/100 Mbps in MII or RMII mode. This eliminates the need for an external PHY IC and associated magnetics, simplifying layout and reducing bill-of-materials cost while maintaining full MAC functionality.
How many A/D converter channels does the R5F566NDHDFB#30 support, and what resolutions are available?
The R5F566NDHDFB#30 includes two independent 12-bit A/D units: S12AD0 with 8 channels and S12AD1 with 21 channels, totaling 29 analog inputs. Each unit supports selectable resolution of 8-, 10-, or 12-bit modes, with minimum conversion times of 0.42 µs (8-bit), 0.45 µs (10-bit), and 0.48 µs (12-bit).
What package type and temperature grade is the R5F566NDHDFB#30 shipped in?
The R5F566NDHDFB#30 is supplied in the PLQP0176KB-C package: a 176-pin LFBGA with 24 × 24 mm body and 0.5-mm pitch. It is rated for the industrial G-version temperature range of –40°C to +105°C, making it suitable for harsh environments such as factory automation and outdoor infrastructure.
Is the R5F566NDHDFB#30 supported for IEC 60730 Class B compliance?
Yes, the R5F566NDHDFB#30 includes dedicated hardware features for IEC 60730 Class B compliance, including oscillation-stop detection, CRC calculation accelerators (CRCA), independent watchdog timer (IWDT), self-diagnostic A/D functions, and register write protection - all documented in Renesas' Functional Safety Manual R01UM0470EJ0200.
R5F566NDHDFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX66N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDHDFB#30 FAQ
1.How can I place an order for R5F566NDHDFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDHDFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDHDFB#30 reliable?
The price and inventory of R5F566NDHDFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDHDFB#30 is usually 5 days.
3.What payment methods are accepted for R5F566NDHDFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDHDFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDHDFB#30?
R5F566NDHDFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDHDFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDHDFB#30?
For technical support, including R5F566NDHDFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDHDFB#30 requirements.
6.How does Aetrix verify that R5F566NDHDFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F566NDHDFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDHDFB#30 meets industry standards.
7.What is the process for return or replacement of R5F566NDHDFB#30?
All R5F566NDHDFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDHDFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDHDFB#30 part is unused and in its original packaging.
Return procedure for R5F566NDHDFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDHDFB#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
