Renesas R5F566NDHGBD#20
- Part No.:
- R5F566NDHGBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F566NDHGBD#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDHGBD#20 from Renesas is a 32-bit RXv3 microcontroller optimized for industrial motor control, featuring a 160 MHz CPU core, 1 MB on-chip code flash, 128 KB SRAM, 32 KB data flash with 100,000 write cycles, and integrated high-resolution PWM (195 ps minimum resolution) for precise inverter gate timing. It supports IEC60730 safety compliance and operates across –40°C to +105°C.
For engineers reviewing the R5F566NDHGBD#20 datasheet, R5F566NDHGBD#20 pinout, R5F566NDHGBD#20 application, or R5F566NDHGBD#20 equivalent, key selection criteria include its 144-pin LFQFP package, dual 12-bit A/D converters with simultaneous sampling across 30 channels, 10-channel 32-bit GPTW timer with 3-phase complementary PWM, CAN 2.0B interface, and TSIP-Lite encryption engine supporting AES-128/256.
Technical Context
The R5F566NDHGBD#20 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, executing at up to 160 MHz with 928 CoreMark performance. Its clock system integrates PLL, HOCO (16–20 MHz), LOCO (240 kHz), and main oscillator (8–24 MHz), enabling independent peripheral clock domains (PCLKA up to 120 MHz, PCLKC up to 160 MHz).
Motor control functionality is anchored by three synchronized timer subsystems: 10-channel 32-bit GPTW with dead-time generation and phase-counting, 9-channel 16-bit MTU3d supporting 3-phase complementary PWM, and 4-channel HRPWM delivering 195 ps timing resolution for gate drive edge alignment - all coordinated via the Event Link Controller (ELC) to minimize CPU intervention during real-time waveform updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with FPU; enables deterministic floating-point math for field-oriented control (FOC) without external coprocessor |
| Max Operating Frequency | 160 MHz; delivers 928 CoreMark, sufficient for real-time torque/speed loops at ≤20 kHz switching frequency |
| Code Flash | 1 Mbyte; supports dual-bank operation and background programming for seamless firmware updates in running systems |
| Data Flash | 32 Kbytes, rated for 100,000 erase/write cycles; stores calibration data, motor parameters, and safety logs with BGO support |
| A/D Converter | Three 12-bit S12ADH units (30 total channels); enables simultaneous sampling of current/voltage feedback across multiple phases |
| PWM Resolution | 195 ps minimum (HRPWM); allows sub-nanosecond dead-time adjustment critical for SiC/GaN inverter efficiency and EMI control |
| Safety Features | IEC60730 Class B support: oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), register write protection |
| Encryption | TSIP-Lite with AES-128/256 (GCM/CBC), TRNG, and secure key management; protects firmware IP and communication payloads |
Pinout & Package
Package: 144-pin Low-profile Quad Flat Package (LFQFP), 20 × 20 mm, 0.5 mm pitch, RoHS-compliant, lead-free. Thermal pad exposed on underside for enhanced heat dissipation in motor drive applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | 110 general-purpose I/O pins share 2.7–5.5 V supply; 5-V tolerant inputs simplify interface with legacy industrial sensors and logic |
| MTIOC0A–MTIOC9A | MTU3d waveform output | Drive 3-phase inverter legs with programmable dead time; POE3B enables hardware fault shutdown on short-circuit detection |
| GTIOCA0–GTIOCB3 | GPTW waveform output | 10-channel 32-bit timer outputs support single-/3-/5-phase complementary PWM; HRPWM fine-tunes edge timing independently |
| ADTRG0–ADTRG2 | A/D conversion trigger | Synchronize sampling to PWM center-aligned or edge-aligned points; ELC links triggers directly to timer events without CPU overhead |
| TXD0/RXD0 | SCI0 serial interface | Configurable as UART, SPI, I²C, or LIN; used for host diagnostics, parameter upload, or fieldbus bridge (e.g., Modbus RTU) |
| CANRX/CANTX | CAN 2.0B physical layer | Single-channel ISO 11898-1 compliant interface with 32 mailboxes; supports distributed motor control networks and functional safety messaging |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Routes 188 internal event signals (e.g., timer overflow, comparator match) to peripherals without CPU involvement - reduces interrupt latency to <100 ns |
| Simultaneous A/D Sampling | Three independent 12-bit S12ADH units sample up to 30 channels concurrently; eliminates phase skew in 3-phase current reconstruction |
| Programmable Gain Amplifier (PGA) | 6-channel pseudo-differential input amplifier (3 per unit); enables direct shunt-resistor current sensing with 10×/20×/40× gain, reducing external signal conditioning |
| Trusted Secure IP Lite (TSIP-Lite) | Hardware-accelerated AES-128/256 with GCM mode and TRNG; secures over-the-air firmware updates and prevents cloning of motor control algorithms |
| Temperature Sensor + ADC | On-die sensor with ±1.0°C accuracy digitized by S12ADH Unit 2; provides real-time junction temperature feedback for thermal derating and protection |
| USB 2.0 Full-Speed Host/Function | Integrated transceiver and 2 KB buffer; supports USB-CDC for PC-based tuning tools and field service without external PHY |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/IM motors in HVAC compressors, washing machine drums, and refrigerator fans. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation, and current/voltage feedback acquisition via simultaneous 12-bit A/D sampling. Use Value: 195 ps HRPWM resolution enables precise dead-time compensation for SiC MOSFETs, reducing switching losses by up to 12% versus standard 16-bit timers. | Use Scenario: Variable-speed BLDC motor control in robotic vacuum cleaners and smart kitchen appliances with noise-sensitive environments. IC Role / Device Role / Timing Role: Integrated USB 2.0 FS interface handles firmware updates and diagnostic logging; TSIP-Lite encrypts user preference profiles and motor calibration data. Use Value: Single-chip solution eliminates external USB PHY and crypto IC, reducing BOM count by 3 components and PCB area by 18 mm². |
| Automotive Auxiliary Systems | Industrial PLC I/O Modules |
Use Scenario: Electric power steering (EPS) assist motor control meeting ASIL-B requirements via IEC60730 Class B self-test routines. IC Role / Device Role / Timing Role: Independent watchdog (IWDTa), CAC clock accuracy monitor, and DOC-assisted RAM testing ensure runtime integrity of torque command processing. Use Value: On-chip safety mechanisms reduce external ASIL-B certification effort by providing documented hardware-level diagnostics coverage for 87% of MCU-related failure modes. | Use Scenario: Distributed I/O controller in modular PLC backplanes requiring deterministic CAN messaging and analog sensor interfacing. IC Role / Device Role / Timing Role: CAN module with 32 mailboxes manages node addressing and cyclic process data exchange; 12-bit D/A outputs provide 0–10 V analog setpoints to field actuators. Use Value: Dual 12-bit D/A channels serve as precision reference voltages for CMPC comparators, enabling adaptive thresholding for analog input fault detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NDDGBD#20 | Same RX66T Group, identical 144-pin LFQFP package and 160 MHz core, but with 512 KB code flash and 64 KB SRAM instead of 1 MB/128 KB | Targeted at cost-sensitive inverters with smaller firmware footprints and reduced real-time buffer requirements | Select when application firmware size remains under 400 KB and SRAM usage stays below 50 KB - reduces bill-of-materials cost by ~14% |
| R5F566NEHGBD#20 | Same package and memory configuration, but adds USB HS (480 Mbps) and Ethernet MAC; lacks TSIP-Lite encryption engine | Suitable for gateway-class motor controllers requiring network connectivity but not cryptographic firmware protection | Choose when integrating EtherCAT or PROFINET slave stacks; omit if AES-based firmware signing or secure boot is mandatory |
Compared with R5F566NDHGBD#20, the R5F566NDDGBD#20 trades flash/SRAM capacity for lower unit cost in volume production, while the R5F566NEHGBD#20 shifts focus from security to high-bandwidth industrial networking - neither offers pin-to-pin compatibility nor identical safety feature sets.
Availability
R5F566NDHGBD#20 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, automotive auxiliary systems, and PLC I/O modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F566NDHGBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX66T Group is designed specifically for high-performance motor control applications, integrating precision PWM, multi-channel A/D, safety features, and real-time peripherals to replace discrete analog/motor control IC combinations in compact inverter designs.
FAQ
What is the maximum operating temperature range supported by the R5F566NDHGBD#20?
The R5F566NDHGBD#20 is rated for operation from –40°C to +105°C (G-version), making it suitable for under-hood automotive auxiliary systems and industrial motor drives exposed to elevated ambient temperatures. This rating is validated across full voltage (2.7–5.5 V) and frequency (160 MHz) ranges with no derating required.
Does the R5F566NDHGBD#20 include hardware-based encryption capabilities?
Yes, the R5F566NDHGBD#20 integrates Trusted Secure IP Lite (TSIP-Lite), providing hardware-accelerated AES-128 and AES-256 encryption in GCM, CBC, ECB, and other modes, plus a true random number generator and secure key management. This enables secure firmware updates and protection of proprietary motor control algorithms without software overhead.
How many A/D converter channels does the R5F566NDHGBD#20 support, and what is their sampling capability?
The R5F566NDHGBD#20 integrates three 12-bit S12ADH units totaling 30 analog input channels, with simultaneous sampling capability across all units. Minimum conversion time is 0.9 µs per channel at 60 MHz ADCLK, and each unit includes dedicated sample-and-hold circuits for accurate current/voltage capture in multi-phase motor control.
What debugging interfaces are available on the R5F566NDHGBD#20?
The R5F566NDHGBD#20 supports both JTAG and one-line FINE debugging interfaces. JTAG enables full boundary-scan and multi-core debug access, while FINE provides minimal-pin debugging ideal for space-constrained motor control boards - both are compatible with Renesas E2 studio and CS+ development environments.
Is the R5F566NDHGBD#20 qualified for IEC60730 Class B compliance?
Yes, the R5F566NDHGBD#20 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), RAM test-assisting function via DOC, CRC calculator (CRCA), independent watchdog timer (IWDTa), and register write protection - all documented in Renesas' functional safety manual R01UM0127EJ0200.
R5F566NDHGBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDHGBD#20 FAQ
1.How can I place an order for R5F566NDHGBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDHGBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDHGBD#20 reliable?
The price and inventory of R5F566NDHGBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDHGBD#20 is usually 5 days.
3.What payment methods are accepted for R5F566NDHGBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDHGBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDHGBD#20?
R5F566NDHGBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDHGBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDHGBD#20?
For technical support, including R5F566NDHGBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDHGBD#20 requirements.
6.How does Aetrix verify that R5F566NDHGBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NDHGBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDHGBD#20 meets industry standards.
7.What is the process for return or replacement of R5F566NDHGBD#20?
All R5F566NDHGBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDHGBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDHGBD#20 part is unused and in its original packaging.
Return procedure for R5F566NDHGBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDHGBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

