Renesas R5F566NDHGBG#20
- Part No.:
- R5F566NDHGBG#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F566NDHGBG#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDHGBG#20 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM timers (GPTW/MTU3) with 195 ps HRPWM resolution. It integrates CAN, USB 2.0 FS host/function, 12-bit A/D converter with 30 channels and programmable gain amplifiers, and TSIP-Lite encryption for IEC60730-compliant safety-critical systems.
For engineers reviewing the R5F566NDHGBG#20 datasheet, R5F566NDHGBG#20 pinout, R5F566NDHGBG#20 application, or R5F566NDHGBG#20 equivalent, this MCU delivers deterministic real-time motor control with simultaneous sampling across three 12-bit ADC units, hardware-accelerated PWM dead-time compensation, event-linked peripheral coordination (ELC), and robust functional safety features including oscillation-stop detection, RAM ECC, and independent watchdog timer.
Technical Context
The R5F566NDHGBG#20 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and configurable endian support. Its clock system combines PLL-synthesized 160 MHz ICLK with independent PCLKA (120 MHz), PCLKB (60 MHz), PCLKC (160 MHz), and PCLKD (60 MHz) domains to optimize peripheral timing - critical for synchronized PWM generation, ADC sampling, and CAN/USB transaction scheduling.
Motor control execution relies on tightly coupled peripherals: GPTW (10-channel 32-bit PWM), MTU3d (9-channel 16-bit timer), HRPWM (4-channel 195 ps edge control), POE3B/POEG output enable logic, and ELC-driven trigger chaining - enabling zero-CPU-overhead waveform sequencing, phase-shifted A/D conversion starts, and fault-responsive pin disable without interrupt latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase cycles) |
| PWM Capability | 10× single-phase, 3× 3-phase, 2× 5-phase complementary PWM via GPTW/MTU3; 4× HRPWM @ 195 ps min resolution |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 units, simultaneous sampling), 6-channel CMPC, 2× 12-bit D/A, PGA (6 ch) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 support: IWDT, CAC, CRCA, DOC, RAM ECC (16 KB), TM protection, register write protection |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-grade), 2.7–5.5 V supply |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-Profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power domains (AVCC0/1/2, VCC_USB); supports 2.7–5.5 V operation with 5-V-tolerant I/O on 4 pins |
| XTAL / EXTAL | Main clock oscillator interface | Connects to 8–24 MHz crystal/resonator; enables PLL reference for 160 MHz system clock |
| MTIOC0A–MTIOC9B | MTU3 timer I/O | 9-channel multifunction timer pins supporting PWM output, input capture, phase counting, and dead-time control |
| GTIOCA0–GTIOCB3 | GPTW waveform I/O | 10-channel general PWM timer outputs with complementary pairs, HRPWM fine-edge control, and POEG-triggered disable |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept external or ELC-generated start signals for precise synchronization of 30-channel ADC sampling |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface supporting baud rate generation, LIN protocol, and ELC-linked event triggering |
| TXD1 / RXD1 | SCI1 serial interface | Full-featured SCI channel with FIFO buffering (SCI11), smart-card mode, and SPI/I²C emulation |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 FS physical layer | Integrated transceiver supports host/function/OTG; no external pull-ups required; VBUS sensing for self-power detection |
| CAN_TX / CAN_RX | CAN 2.0B physical interface | Differential bus interface compliant with ISO11898-1; 32 mailbox buffers with priority arbitration and loopback test mode |
| RESET# | Active-low reset input | Hardware reset pin with internal pull-up; initiates full system reset including flash controller and peripheral state machines |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event sources enable CPU-free peripheral chaining - e.g., MTU3 overflow triggers GPTW counter clear and ADC start simultaneously |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units (8+8+14 ch) sample concurrently using shared or independent triggers for multi-axis motor current/voltage acquisition |
| Hardware PWM Dead-Time Control | GPTW/MTU3 generate non-overlapping gate drive waveforms with programmable dead time; automatic insertion prevents shoot-through in 3-phase inverters |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 (GCM/CBC/ECB), true RNG, and key protection prevent firmware cloning and ensure secure boot in industrial drives |
| Functional Safety Support | Integrated CAC (clock accuracy monitor), IWDT with windowing, RAM ECC, and self-test registers meet IEC60730 Class B requirements without external components |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/IM motors in HVAC compressors, washing machine drums, and pump systems. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized 3-phase PWM generation, and simultaneous current/voltage sampling via three ADC units. Use Value: Enables <1 µs current-loop update intervals with hardware-accelerated trigonometric computation (FPU) and zero-latency ELC-triggered ADC-PWM coordination. | Use Scenario: High-efficiency variable-speed control in refrigerator compressors and fan modules requiring low acoustic noise and rapid load response. IC Role / Device Role / Timing Role: Generates 5-phase complementary PWM for reduced torque ripple, manages temperature sensor feedback, and executes safety monitoring (IWDT, CAC). Use Value: Achieves <±1.0°C thermal accuracy with on-die sensor + 12-bit ADC, while HRPWM resolution minimizes audible switching noise in BLDC commutation. |
| Renewable Energy Inverters | Factory Automation Controllers |
Use Scenario: Grid-tied solar microinverters requiring isolation, MPPT, and anti-islanding detection per UL1741. IC Role / Device Role / Timing Role: Executes dual-loop control (inner current, outer voltage), interfaces isolated gate drivers via PWM, and monitors DC-link voltage/current with PGA-amplified inputs. Use Value: Integrated PGA (6 ch) enables direct connection to shunt resistors without external op-amps; TSIP-Lite secures firmware updates against tampering. | Use Scenario: Compact PLC I/O modules needing deterministic communication (CAN/USB), analog signal conditioning, and motion profiling. IC Role / Device Role / Timing Role: Acts as central controller managing CAN fieldbus, local analog inputs (30-channel ADC), and stepper/servo drive PWM outputs. Use Value: 110 GPIOs with 5-V tolerance simplify interfacing to legacy sensors; ELC eliminates CPU polling overhead for time-critical I/O events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEHGBG#20 | Same RX66T family, identical 144-pin LFQFP package and 160 MHz core, but with 512 KB code flash and 64 KB SRAM (vs. 1 MB/128 KB) | Targeted at cost-sensitive motor drives with reduced firmware footprint and lower memory bandwidth needs | Select when application firmware size < 400 KB and real-time buffer requirements fit within 64 KB SRAM |
| R5F566NEHGBG#20 | Same package and memory (1 MB/128 KB), but lacks USB 2.0 FS host/function module and has only 24 ADC channels (vs. 30) | Optimized for CAN-only industrial drives where USB programming/debugging is handled externally | Choose when USB connectivity is unnecessary and analog channel count can be reduced by 6 without impacting control loop fidelity |
Compared with R5F566NDHGBG#20, the R5F566TEHGBG#20 reduces memory capacity for cost-sensitive deployments, while the R5F566NEHGBG#20 removes USB and ADC resources to streamline BOMs - both retain identical PWM timing precision, ELC architecture, and safety features required for IEC60730-certified motor control.
Availability
R5F566NDHGBG#20 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, renewable energy microinverters, and factory automation controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience (–40°C to +105°C).
Supply support for R5F566NDHGBG#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX66T Group is a dedicated motor control MCU line built on the RXv3 core, designed specifically for high-precision, safety-compliant inverter systems - integrating hardware-accelerated PWM, simultaneous sampling ADC, and IEC60730-ready safety peripherals in a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDHGBG#20?
The R5F566NDHGBG#20 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, single-cycle instruction execution, and optimized memory subsystem - enabling deterministic real-time motor control loops with sub-microsecond jitter. The R5F566NDHGBG#20 sustains this performance across its full temperature range (–40°C to +105°C) with no derating.
Does the R5F566NDHGBG#20 support simultaneous sampling across all 30 ADC channels?
No - the R5F566NDHGBG#20 supports simultaneous sampling across three independent 12-bit ADC units (S12ADH), totaling 30 channels: Unit 0 (8 ch), Unit 1 (8 ch), and Unit 2 (14 ch). While all units can be triggered concurrently via ELC or software, each unit samples its assigned channels in sequence. Simultaneous sampling applies per unit, not globally across all 30 channels. The R5F566NDHGBG#20 uses this architecture to capture synchronized current/voltage snapshots for multi-axis motor control.
What PWM resolution does the R5F566NDHGBG#20 achieve with its HRPWM feature?
The R5F566NDHGBG#20 achieves a minimum PWM edge resolution of 195 ps using its High-Resolution PWM (HRPWM) circuit, which operates on GPTW0–GPTW3 channels. This resolution is realized at 160 MHz system clock and enables precise dead-time adjustment, phase-shift control, and harmonic suppression in high-frequency inverter designs. The R5F566NDHGBG#20 maintains this specification across its full operating temperature range without calibration.
Is USB functionality included in the R5F566NDHGBG#20, and what modes does it support?
Yes, the R5F566NDHGBG#20 integrates a full-featured USB 2.0 Full-Speed host/function/OTG module (USBb) compliant with the USB 2.0 specification. It supports host mode (12 Mbps/1.5 Mbps), function mode (12 Mbps), and OTG operation (excluding low-speed). The R5F566NDHGBG#20 includes 2 KB on-chip RAM for transfer buffering and requires no external pull-up/pull-down resistors, simplifying board design for firmware updates and human-interface device connectivity.
How does the R5F566NDHGBG#20 support IEC60730 functional safety compliance?
The R5F566NDHGBG#20 includes multiple hardware features for IEC60730 Class B compliance: independent watchdog timer (IWDT) with windowing, clock accuracy measurement circuit (CAC), CRC calculator (CRCA), RAM test-assisting function (DOC), oscillation-stop detection, and register write protection. These features enable self-diagnostic routines without external components. The R5F566NDHGBG#20 also provides Trusted Memory (TM) protection for secure boot and TSIP-Lite encryption for firmware integrity - collectively meeting key requirements for safety-critical motor control applications.
R5F566NDHGBG#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDHGBG#20 FAQ
1.How can I place an order for R5F566NDHGBG#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDHGBG#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDHGBG#20 reliable?
The price and inventory of R5F566NDHGBG#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDHGBG#20 is usually 5 days.
3.What payment methods are accepted for R5F566NDHGBG#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDHGBG#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDHGBG#20?
R5F566NDHGBG#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDHGBG#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDHGBG#20?
For technical support, including R5F566NDHGBG#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDHGBG#20 requirements.
6.How does Aetrix verify that R5F566NDHGBG#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NDHGBG#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDHGBG#20 meets industry standards.
7.What is the process for return or replacement of R5F566NDHGBG#20?
All R5F566NDHGBG#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDHGBG#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDHGBG#20 part is unused and in its original packaging.
Return procedure for R5F566NDHGBG#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDHGBG#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

