My Inquiry
My Account
Renesas R5F566NDHGFB#10
- Part No.:
- R5F566NDHGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F566NDHGFB#10.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,726
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDHGFB#10 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 4-MB on-chip code flash (dual-bank), 1-MB SRAM (including 32-KB ECC RAM), and integrated Ethernet MAC, CAN, SDHI, QSPI, and GLCDC. It targets industrial HMI, networked gateway, and real-time control applications requiring deterministic timing, functional safety support (IEC60730), and rich peripheral integration.
For engineers reviewing the R5F566NDHGFB#10 datasheet, R5F566NDHGFB#10 pinout, R5F566NDHGFB#10 application, or R5F566NDHGFB#10 equivalent, this page delivers verified technical context, validated pin mapping for PLQP0176KB-C package, real-world use cases in industrial gateways and HMI systems, and two confirmed alternative MCUs with documented functional and packaging differences.
Technical Context
The R5F566NDHGFB#10 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, supporting little- or big-endian data, 113 instructions including DSP and floating-point ops, and collective register bank save across 16 banks. Its memory subsystem includes dual-bank 4-MB flash (8.3-ns access at 120 MHz), 1-MB SRAM (no wait states), 32-KB ECC RAM (SEC-DED), and 8-KB standby RAM backed by VBATT.
Peripheral architecture features parallel clock domains: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for ETHERC/GLCDC/DRW2D, PCLKB up to 60 MHz for timers/A/D, and BCLK up to 80 MHz for external bus. It integrates three independent CAN channels (ISO11898-1, 32 mailboxes each), Ethernet MAC + PMGI + EDMAC stack, and hardware-accelerated 2D graphics (DRW2D) with texture support and run-length encoding.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark, double-precision IEEE-754 FPU |
| Flash Memory | 4 MB code flash with dual-bank structure enabling background programming and safe firmware swap |
| RAM | 1 MB SRAM (no wait states), 32 KB ECC RAM (SEC-DED), 8 KB standby RAM with VBATT backup |
| Peripherals | Ethernet MAC (10/100 Mbps), 3× CAN, SDHI (25 MB/s), QSPI, GLCDC, DRW2D, 2× 12-bit A/D (29 ch total) |
| Package | PLQP0176KB-C: 176-pin LQFP, 24 × 24 mm, 0.5-mm pitch, 136 I/O pins, 19× 5-V tolerant |
| Operating Range | –40°C to +85°C (D-version), single 2.7–3.6 V supply, four low-power modes including deep software standby |
| Functional Safety | IEC60730-compliant features: oscillation-stop detection, CRC accelerator, IWDT, A/D self-diagnostic, register write protection |
Pinout & Package
Package: PLQP0176KB-C - 176-pin LQFP, 24 × 24 mm, 0.5-mm pitch, exposed thermal pad, RoHS-compliant. Supports 136 general-purpose I/O pins with 5-V tolerance on 19 pins, programmable pull-up, open-drain capability, and switchable drive strength.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog domain supplies; require decoupling per datasheet layout guidelines for noise immunity |
| VBATT | Battery backup input | Supplies RTC during main power loss; enables calendar/time-capture retention without external circuitry |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; required for precise Ethernet/USB timing and RTC accuracy |
| ETH_MDC/MDIO | PHY management interface | Enables hardware-managed PHY configuration via PMGI, offloading CPU during link negotiation |
| TXD0/RXD0 (SCI0) | Asynchronous serial interface | Configurable as debug console (JTAG/FINE disabled); supports bootloader communication in boot mode |
| SD0_CLK/SD0_CMD/SD0_DATx | SD host interface signals | Direct connection to SD/SDIO cards; supports high-speed mode (25 MB/s) with CRC7/CRC16 error checking |
| ETXD0–ETXD3/ERXD0–ERXD3 | Ethernet MAC physical layer I/O | Connects to external PHY via MII/RMII; requires impedance-controlled routing for 10/100 Mbps compliance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates with zero downtime: one bank executes while the other is reprogrammed |
| Hardware DRW2D engine | Accelerates 2D graphics operations (bit blitting, rotation, vector drawing) without CPU load-critical for responsive HMI |
| Ethernet + CAN + USB coexistence | Simultaneous protocol handling supports industrial gateway architectures with fieldbus-to-IP bridging |
| IEC60730 safety peripherals | Integrated CRC accelerator, IWDT windowing, and A/D self-test reduce certification effort for Class B appliances |
| GLCDC with 3-plane overlay | Supports layered UI rendering (background + two graphics layers) at full resolution without external frame buffer |
Applications
| Industrial Gateway | HMI Controller |
|---|---|
|
Use Scenario: Protocol translation between Modbus RTU field devices and cloud-connected Ethernet backbone in factory automation. IC Role / Device Role / Timing Role: Central protocol processor running real-time OS, managing concurrent CAN, Ethernet, and SDHI data streams with deterministic latency. Use Value: Integrated dual-bank flash enables secure OTA updates; hardware CRC and IWDT meet IEC60730 Class B requirements for unattended operation. |
Use Scenario: Touch-enabled operator panel with animated GUI, local data logging, and remote diagnostics over Ethernet. IC Role / Device Role / Timing Role: Graphics controller executing DRW2D-accelerated rendering and GLCDC-driven LCD output while servicing touch interrupts and SD card writes. Use Value: 1-MB SRAM buffers frame data; 32-KB ECC RAM protects critical UI state; VBATT-backed RTC maintains time during power loss. |
| Networked Power Monitor | Smart Building Controller |
|
Use Scenario: Three-phase energy meter with harmonic analysis, web-based reporting, and local display via SPI-connected OLED. IC Role / Device Role / Timing Role: High-precision A/D acquisition (29-channel S12AD), floating-point FFT computation, and simultaneous Ethernet/USB communications. Use Value: Double-precision FPU enables accurate harmonic calculations; 120-MHz core sustains real-time analytics without external coprocessor. |
Use Scenario: HVAC zone controller integrating temperature sensing, CAN-based valve actuation, and BACnet/IP over Ethernet. IC Role / Device Role / Timing Role: Real-time scheduler coordinating sensor reads, CAN mailbox arbitration, and TCP/IP stack execution on PCLKB-synchronized peripherals. Use Value: Event Link Controller (ELC) eliminates CPU polling by chaining timer triggers to A/D conversion and CAN transmit events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NEHGFB#10 | Same RX66N group, identical 176-pin PLQP0176KB-C package, but with 2-MB flash (vs. 4-MB) and no dual-bank support | Suitable for cost-sensitive designs where firmware size < 2 MB and background update capability is not required | Select when flash capacity and dual-bank functionality are non-critical; retains same pinout, peripherals, and thermal profile |
| R5F566TKHGFB#10 | Same package and core, but adds TSIP (Trusted Secure IP) hardware encryption engine and AES-256; otherwise identical peripheral set | Required for applications needing certified cryptographic acceleration (e.g., secure boot, TLS offload, device attestation) | Choose when hardware root-of-trust and NIST-compliant crypto are mandatory; no PCB change needed |
Compared with R5F566NDHGFB#10, R5F566NEHGFB#10 reduces flash capacity and removes dual-bank update capability-ideal for fixed-function deployments-while R5F566TKHGFB#10 adds TSIP-based security without altering timing, I/O, or power behavior, making it drop-in for secure firmware architectures.
Availability
R5F566NDHGFB#10 is available at Aetrix Electronics and suitable for industrial gateways, HMI controllers, networked power monitors, and smart building controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for R5F566NDHGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX66N Group is designed for high-performance industrial HMI and networked edge devices, combining real-time determinism, rich connectivity (Ethernet/CAN/USB/SD), and functional safety features to replace multi-chip solutions with a single scalable MCU.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDHGFB#10?
The R5F566NDHGFB#10 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark in benchmark testing. This performance stems from its RXv3 CPU core with optimized instruction pipeline, double-precision FPU, and zero-wait-state 1-MB SRAM. The R5F566NDHGFB#10 maintains deterministic timing even under heavy peripheral load due to its multi-clock-domain architecture.
Does the R5F566NDHGFB#10 support dual-bank flash for safe firmware updates?
Yes, the R5F566NDHGFB#10 includes a dual-bank 4-MB code flash memory that enables background programming and safe firmware swapping. One bank can execute application code while the other is erased and reprogrammed, eliminating system downtime during OTA updates. This feature is confirmed in the R01DS0344EJ0120 datasheet section 1.1 and is hardware-implemented in the R5F566NDHGFB#10 silicon.
What Ethernet PHY interface modes does the R5F566NDHGFB#10 support?
The R5F566NDHGFB#10 supports both MII and RMII interfaces for Ethernet PHY connectivity via its ETHERC module. It operates at 10/100 Mbps in full- or half-duplex mode and includes integrated PMGI and EDMAC to handle PHY management and descriptor-based DMA transfers. These capabilities are fully implemented in the R5F566NDHGFB#10's 176-pin PLQP0176KB-C package.
How many CAN channels and mailboxes does the R5F566NDHGFB#10 provide?
The R5F566NDHGFB#10 integrates three independent CAN modules compliant with ISO11898-1, each supporting 32 message mailboxes for flexible filtering and prioritization. This allows concurrent handling of multiple CAN networks (e.g., vehicle chassis, powertrain, infotainment) or segmented industrial fieldbus domains without external controllers. All three CAN channels are active and validated in the R5F566NDHGFB#10.
What is the operating temperature range and supply voltage specification for the R5F566NDHGFB#10?
The R5F566NDHGFB#10 is rated for –40°C to +85°C (D-version) and operates from a single 2.7-V to 3.6-V supply. It includes four low-power modes-sleep, all-module clock stop, software standby, and deep software standby-with VBATT-supported RTC retention. These specifications are guaranteed across the full temperature range and are documented in the R01DS0344EJ0120 datasheet for the R5F566NDHGFB#10 part number.
R5F566NDHGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDHGFB#10 FAQ
1.How can I place an order for R5F566NDHGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDHGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDHGFB#10 reliable?
The price and inventory of R5F566NDHGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDHGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F566NDHGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDHGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDHGFB#10?
R5F566NDHGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDHGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDHGFB#10?
For technical support, including R5F566NDHGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDHGFB#10 requirements.
6.How does Aetrix verify that R5F566NDHGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F566NDHGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDHGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F566NDHGFB#10?
All R5F566NDHGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDHGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDHGFB#10 part is unused and in its original packaging.
Return procedure for R5F566NDHGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDHGFB#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
