My Inquiry
My Account
Renesas R5F566NDHGFP#10
- Part No.:
- R5F566NDHGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566NDHGFP#10.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,030
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NDHGFP#10 from Renesas is a 120-MHz 32-bit RXv3 MCU with double-precision IEEE-754 FPU, 4-MB on-chip code flash (dual-bank), 1-MB SRAM (including 32-KB ECC RAM), and integrated Ethernet MAC, CAN, USB 2.0 FS, SDHI, QSPI, and GLCDC - designed for industrial HMI, gateway, and edge-node applications requiring real-time control and rich connectivity.
For engineers reviewing the R5F566NDHGFP#10 datasheet, R5F566NDHGFP#10 pinout, R5F566NDHGFP#10 application, or R5F566NDHGFP#10 equivalent, key selection considerations include its 176-pin LFBGA package (PLQP0176KB-C), 2.7–3.6-V operation, -40°C to +85°C temperature grade, dual-bank flash for safe firmware updates, and hardware-accelerated 2D graphics rendering via DRW2D.
Technical Context
The R5F566NDHGFP#10 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, supporting little-endian data and single/double-precision IEEE-754 floating-point arithmetic. Its memory subsystem includes 4-MB code flash with 8.3-ns read cycle (no wait states at 120 MHz), 32-KB data flash rated for 100,000 erase/program cycles, and 1-MB SRAM split into 512-KB general-purpose, 512-KB expansion, and 32-KB ECC-protected banks.
Peripheral integration centers on deterministic real-time I/O: three CAN channels (ISO 11898-1, 32 mailboxes each), Ethernet MAC with MII/RMII support, SDHI (25 MB/s), and a full-featured graphics pipeline (GLCDC + DRW2D). Clocking uses dual PLLs, HOCO/LOCO oscillators, and independent PCLK domains (PCLKA up to 120 MHz, PCLKB up to 60 MHz) to isolate high-speed peripherals from low-power subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 698 CoreMark; supports double-precision FPU per IEEE-754 for math-intensive control algorithms. |
| Memory | 4-MB code flash (dual-bank), 32-KB data flash (100k cycles), 1-MB SRAM (512-KB + 512-KB + 32-KB ECC) - enables safe over-the-air updates and fault-tolerant data logging. |
| Package | PLQP0176KB-C, 176-pin LFBGA (24 × 24 mm, 0.5-mm pitch) - provides 136 GPIOs with 5-V tolerance and configurable drive strength. |
| Connectivity | Ethernet MAC (10/100 Mbps), 3× CAN, USB 2.0 FS host/function, SDHI (25 MB/s), QSPI, 3× I²C (1 Mbps), 13× SCI - supports multi-protocol industrial gateways. |
| Analog & Timing | Two 12-bit ADCs (8 + 21 channels), 2× 12-bit DACs, RTC with battery backup, IWDT with window function - meets IEC 60730 Class B requirements. |
| Graphics | GLCDC + DRW2D engine - renders layered GUIs (3 planes), accelerates vector drawing and bit-blitting, and manages frame buffers without CPU load. |
Pinout & Package
Package: PLQP0176KB-C, 176-pin Low-Profile Fine-Pitch Ball Grid Array (24 × 24 mm, 0.5-mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital/analog rails (2.7–3.6 V); AVCC0/AVCC1 power analog peripherals including ADC/DAC and RTC. |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; requires external coin-cell or supercapacitor. |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal; used for precise system clock generation and Ethernet timing. |
| ETH_MDC / ETH_MDIO | PHY management interface | IEEE 802.3u-compliant MDIO bus for configuring external Ethernet PHY devices. |
| TXD0 / RXD0 / RTS0 / CTS0 | SCI0 UART interface | Asynchronous serial port with hardware flow control - used for debug console or host communication. |
| PE0–PE15 | General-purpose I/O bank | 16-bit parallel port configurable as input/output with pull-up, open-drain, or 5-V tolerant modes. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless firmware swap - critical for zero-downtime field updates in industrial controllers. |
| Hardware DRW2D engine | Accelerates 2D graphics operations (bit-blit, rotation, vector draw) independently of CPU - reduces GUI rendering latency by >90% vs. software-only. |
| IEC 60730-compliant safety functions | Includes CRC accelerator, oscillation-stop detection, self-diagnostic A/D, register write protection - simplifies Class B certification for home/appliance control. |
| Multi-domain clock system | PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) - allows independent clock gating and frequency scaling per peripheral group to optimize performance/power. |
| Event Link Controller (ELC) | 123 internal event signals routed without CPU intervention - enables deterministic timer-triggered ADC sampling or PWM waveform synchronization. |
Applications
| Industrial HMI Panel | Smart Gateway |
|---|---|
|
Use Scenario: Touch-enabled factory display with real-time process visualization and alarm logging. IC Role / Device Role / Timing Role: Main application processor running FreeRTOS, driving TFT-LCD via GLCDC+DRW2D, polling sensors via CAN/Ethernet, and managing secure OTA updates. Use Value: Dual-bank flash ensures fail-safe firmware upgrades; DRW2D offloads GUI rendering to maintain 60-fps refresh under CPU load. |
Use Scenario: Protocol translator aggregating Modbus RTU, CANopen, and BACnet MS/TP traffic to cloud via Ethernet/Wi-Fi bridge. IC Role / Device Role / Timing Role: Central protocol stack executor with concurrent Ethernet MAC, 3× CAN, and multiple SCI interfaces - all managed via ELC-triggered DMA transfers. Use Value: Hardware-accelerated CRC and memory protection unit (MPU) enable robust, certified protocol handling without software overhead. |
| Edge Node Controller | Home Appliance MCU |
|
Use Scenario: HVAC controller performing PID loop execution, motor phase control, and local web UI serving. IC Role / Device Role / Timing Role: Real-time control core with GPTW timers for 3-phase inverter PWM, S12AD for temperature sensing, and SDHI for configuration storage. Use Value: Complementary PWM mode with dead-time insertion and automatic fault shutdown via POE3a ensures safe inverter operation. |
Use Scenario: Washing machine main board implementing motor control, water-level sensing, user interface, and energy monitoring. IC Role / Device Role / Timing Role: Safety-certified MCU executing IEC 60730 diagnostics, driving BLDC motor via MTU3a PWM, and managing touch panel via SCIi FIFO. Use Value: Integrated IWDT with window function and self-test A/D eliminate need for external safety monitors - reducing BOM cost and footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NEHGFP#10 | Same RX66N family, identical pinout and peripherals, but with 2-MB code flash and 512-KB SRAM instead of 4-MB/1-MB. | Suitable for cost-sensitive designs where firmware size < 2 MB and RAM usage < 512 KB. | Select when full 4-MB flash and 1-MB RAM are not required - reduces cost while retaining identical timing, safety, and graphics capabilities. |
| R5F566TKHDFP#30 | Same 176-pin LFBGA package, but RX66T group - optimized for motor control with enhanced MTU3 timers and no Ethernet/SDHI/GLCDC. | Targeted at inverter drives and servo systems requiring high-resolution PWM and encoder interfacing, not networking or graphics. | Choose only for pure motor-control applications; lacks Ethernet, SDHI, and DRW2D - not a functional substitute for gateway or HMI use cases. |
Compared with R5F566NEHGFP#10, the R5F566NDHGFP#10 provides double the flash and RAM for complex firmware and GUI assets; versus R5F566TKHDFP#30, it trades motor-specific peripherals for full networking and graphics acceleration - making it uniquely suited for connected edge devices.
Availability
R5F566NDHGFP#10 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway, and edge-node controller applications requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for R5F566NDHGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66N Group - including the R5F566NDHGFP#10 - was engineered for high-performance, safety-certifiable industrial edge devices requiring integrated networking, graphics, and real-time control in a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NDHGFP#10?
The R5F566NDHGFP#10 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark in benchmark testing. This performance stems from its RXv3 CPU core with dual-issue capability, 64-bit FPU, and zero-wait-state access to 4-MB flash and 1-MB SRAM - enabling deterministic execution of real-time control and protocol stacks without throttling.
Does the R5F566NDHGFP#10 support dual-bank flash for safe firmware updates?
Yes, the R5F566NDHGFP#10 includes a dual-bank flash architecture that allows background programming of one bank while executing code from the other. This enables atomic firmware swaps and recovery from failed updates - a critical requirement for industrial gateways and remote edge nodes where downtime must be avoided.
What graphics capabilities does the R5F566NDHGFP#10 provide?
The R5F566NDHGFP#10 integrates both a Graphic-LCD Controller (GLCDC) and a dedicated 2D Drawing Engine (DRW2D). The GLCDC supports layered displays (3 planes), multiple pixel formats (32/16/8 bpp), and CLUT-based color mapping. The DRW2D accelerates bit-blit, rotation, scaling, and vector drawing - offloading the CPU and enabling smooth GUIs even under heavy application load.
Which communication interfaces are integrated into the R5F566NDHGFP#10?
The R5F566NDHGFP#10 integrates Ethernet MAC (10/100 Mbps), 3× CAN (ISO 11898-1), USB 2.0 FS host/function, SDHI (25 MB/s), QSPI, 3× I²C (up to 1 Mbps), 13× SCI, RSPI, and SSIE. This comprehensive set supports multi-protocol industrial gateways, allowing simultaneous Modbus TCP, CANopen, and cloud connectivity without external bridge ICs.
Is the R5F566NDHGFP#10 qualified for IEC 60730 Class B compliance?
Yes, the R5F566NDHGFP#10 includes hardware features required for IEC 60730 Class B: oscillation-stop detection, CRC accelerator, self-diagnostic A/D converter, register write protection, IWDT with window function, and memory protection unit (MPU). These are documented in Renesas Application Note R01AN3927JJ0100 and enable streamlined safety certification for home appliances and industrial controls.
R5F566NDHGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NDHGFP#10 FAQ
1.How can I place an order for R5F566NDHGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NDHGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NDHGFP#10 reliable?
The price and inventory of R5F566NDHGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NDHGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566NDHGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NDHGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NDHGFP#10?
R5F566NDHGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NDHGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NDHGFP#10?
For technical support, including R5F566NDHGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NDHGFP#10 requirements.
6.How does Aetrix verify that R5F566NDHGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566NDHGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NDHGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566NDHGFP#10?
All R5F566NDHGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NDHGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NDHGFP#10 part is unused and in its original packaging.
Return procedure for R5F566NDHGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NDHGFP#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
