Renesas R5F566NNDGBD#20
- Part No.:
- R5F566NNDGBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F566NNDGBD#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNDGBD#20 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial real-time applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated high-resolution PWM (195 ps minimum resolution) for precision inverter gate driving. It integrates dual 12-bit A/D converters (30-channel total), 6-channel analog comparators, 2-channel 12-bit D/A, CAN 2.0B, full-speed USB 2.0 host/function/OTG, and TSIP-Lite encryption - deployed in industrial servo drives and HVAC compressor controllers.
For engineers reviewing the R5F566NNDGBD#20 datasheet, R5F566NNDGBD#20 pinout, R5F566NNDGBD#20 application, or R5F566NNDGBD#20 equivalent, key selection considerations include its 144-pin LFQFP package with 110 GPIOs (4 × 5-V tolerant), 3-phase/5-phase complementary PWM capability, IEC60730 safety support (oscillation detection, RAM test assist, CRC, register write protection), and dual-clock domain operation (ICLK @ 160 MHz, PCLKA @ 120 MHz, PCLKC @ 160 MHz).
Technical Context
The R5F566NNDGBD#20 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, and 111-instruction set including DSP extensions. Its clock architecture separates system (ICLK), peripheral (PCLKA–PCLKD), and reference (PCLKC for GPTW/HRPWM) domains to enable concurrent high-speed timing control and data processing.
Real-time motor control is enabled by tightly coupled peripherals: 10-channel 32-bit GPTW timers synchronized to PCLKC @ 160 MHz, 4-channel HRPWM with sub-200 ps edge placement, ELC-driven event chaining (188 internal signals), and simultaneous sampling across three 12-bit S12ADH units - all coordinated without CPU intervention during deep software standby.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase cycles) |
| PWM Capability | 10× single-phase, 3× 3-phase, 2× 5-phase complementary PWM via GPTW; 4× HRPWM @ 195 ps min resolution |
| Analog Peripherals | 30-channel 12-bit S12ADH (3 sample-and-hold units), 6× CMPC, 2× 12-bit R12DAb, PGA (6 channels) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 support (CAC, IWDT, oscillation detection), TSIP-Lite AES-128/256, CRCA, MPU, register write protection |
| Package & I/O | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), 110 GPIOs, 4× 5-V tolerant, -40°C to +105°C (G-version) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual-domain power: VCC (2.7–5.5 V), AVCC0/1/2 (3.0–5.5 V), VCC_USB (3.0–3.6 V when USB active) |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal; enables PLL reference for 160 MHz ICLK generation |
| MTIOC0A–MTIOC9A | GPTW waveform output | 10 dedicated PWM output pins per GPTW channel; configurable dead-time insertion and fault disable via POEG |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept synchronous start triggers from MTU3/GPTW/ELC for precise timing-critical sampling |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART mode; supports baud rate generation via on-chip clock generator and TMR-derived clocks |
| CAN_TX / CAN_RX | CAN transceiver interface | Differential bus interface compliant with ISO11898-1; supports standard/extended frames and 32 mailbox FIFO |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 physical layer | Full-speed (12 Mbps) transceiver with integrated pull-ups; self-/bus-powered mode selectable; OTG capable |
| RES# | Active-low reset input | Hardware reset assertion; initiates Power-on Reset (POR) sequence when VCC rises above threshold |
Key Features
| Feature | Design Value |
|---|---|
| High-resolution PWM timing | 195 ps minimum edge placement resolution on GPTW0–GPTW3 outputs enables <1 ns dead-time control for SiC/GaN gate drivers |
| Event Link Controller (ELC) | 188 internal event sources allow hardware-triggered peripheral chaining (e.g., GPTW overflow → A/D start → DMA transfer) without CPU wake-up |
| Simultaneous multi-unit A/D sampling | Three independent S12ADH units support synchronized sampling across up to 7 channels - critical for vector-controlled motor current reconstruction |
| IEC60730 Class B compliance support | Integrated CAC, IWDT with window function, oscillation-stop detection, RAM test assist (DOC), and register write protection reduce external safety component count |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with true RNG and secure key management protects firmware updates and communication payloads in field-deployed drives |
Applications
| Industrial Servo Drives | HVAC Compressor Control |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of permanent magnet synchronous motors (PMSM) in factory automation systems requiring <1 µs current loop update time. IC Role / Device Role / Timing Role: Primary real-time controller executing FOC algorithm, generating 3-phase PWM with synchronized current sampling and fast fault response via HRPWM and ELC. Use Value: 160 MHz RXv3 core + 195 ps HRPWM enables <500 ns dead-time tuning and 20 kHz PWM carrier - reducing torque ripple and acoustic noise in precision motion systems. | Use Scenario: Variable-speed inverter control for residential/commercial air-conditioning compressors operating across wide ambient temperature ranges (-40°C to +105°C). IC Role / Device Role / Timing Role: System-on-chip motor controller integrating A/D, PWM, CAN diagnostics, and temperature sensing - eliminating external ADCs, op-amps, and discrete logic. Use Value: On-chip 12-bit S12ADH with PGA and simultaneous sampling across 3 units allows accurate DC-link and phase current measurement without external signal conditioning. |
| EV Onboard Charger (OBC) Control | Industrial PLC I/O Module |
Use Scenario: Digital control of AC/DC and DC/DC stages in bidirectional OBCs supporting 6.6 kW charging with galvanic isolation and grid synchronization. IC Role / Device Role / Timing Role: Master controller managing PFC and LLC control loops, CAN communication with vehicle BMS, and safety monitoring via TSIP-Lite and IEC60730 features. Use Value: Dual-clock domains (ICLK @ 160 MHz, PCLKC @ 160 MHz) allow independent high-frequency PWM generation and low-latency analog acquisition - essential for adaptive zero-voltage switching (ZVS) control. | Use Scenario: High-density digital I/O expansion module for modular PLCs requiring deterministic response to fieldbus interrupts (e.g., EtherCAT, PROFINET) and local analog sensor interfacing. IC Role / Device Role / Timing Role: Real-time I/O processor handling 110 GPIOs, 30-channel A/D, CAN diagnostics, and encrypted firmware updates over USB or SCI. Use Value: 144-pin LFQFP package with 4× 5-V tolerant inputs simplifies direct connection to industrial 24 V DC sensors and actuators without level-shifting components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NNDFB#20 | Same RX66T Group, identical core/peripherals, but 100-pin LFQFP (PLQP0100KB-B), 69–73 GPIOs, no USB, reduced A/D channel count (24 vs. 30) | Suitable for space-constrained, cost-sensitive inverters without USB programming or full analog channel requirements | Select when board layout area is limited and USB/CAN+full A/D concurrency is not required |
| R5F566TNDGBD#20 | Same 144-pin package and pinout, but RX66T "T" variant: adds Trusted Secure IP (TSIP) with enhanced crypto acceleration and secure boot - not TSIP-Lite | Required for automotive ASIL-B or industrial security certifications demanding certified secure boot and key lifecycle management | Choose only if full TSIP (not TSIP-Lite) and NIST-certified cryptographic operations are mandated |
Compared with R5F566NNDGBD#20, R5F566NNDFB#20 reduces footprint and I/O count while maintaining core motor control capability, whereas R5F566TNDGBD#20 upgrades security to certified TSIP - both require PCB redesign due to non-pin-compatible packaging or enhanced peripheral routing.
Availability
R5F566NNDGBD#20 is available at Aetrix Electronics and suitable for industrial servo drives, HVAC compressor controllers, and EV onboard charger designs requiring stable component supply, extended temperature operation (-40°C to +105°C), and long-term production continuity.
Supply support for R5F566NNDGBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66T Group is designed specifically for high-performance motor control and real-time industrial automation, integrating precision PWM, multi-unit A/D, safety features, and connectivity to replace discrete analog/motor control IC combinations in compact drive modules.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NNDGBD#20?
The R5F566NNDGBD#20 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, including single-cycle instruction execution, 32-bit multiplier/divider, and IEEE 754-compliant FPU - validated under conditions specified in Renesas document R01DS0315EJ0130. The R5F566NNDGBD#20 delivers deterministic real-time response for motor control loops requiring sub-microsecond latency.
Does the R5F566NNDGBD#20 support IEC60730 Class B compliance out of the box?
Yes, the R5F566NNDGBD#20 includes dedicated hardware features for IEC60730 Class B compliance: clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with window function, main clock oscillation stop detection, RAM test-assisting function (via DOC), CRC calculator (CRCA), and register write protection. These are documented in the R01DS0315EJ0130 datasheet and enable certified safety routines without external components - critical for R5F566NNDGBD#20 deployment in household appliances and industrial drives.
What is the resolution and timing capability of the HRPWM in the R5F566NNDGBD#20?
The R5F566NNDGBD#20 provides 4-channel High-Resolution PWM (HRPWM) capable of controlling rising/falling edges of GPTW0–GPTW3 outputs with a minimum resolution of 195 ps when operating at 160 MHz. This enables precise dead-time tuning below 1 ns - essential for minimizing shoot-through in SiC and GaN-based inverter stages. The HRPWM functionality is fully integrated and requires no external timing ICs, directly enhancing R5F566NNDGBD#20's suitability for next-generation power electronics.
How many A/D converter channels does the R5F566NNDGBD#20 support, and what is its sampling architecture?
The R5F566NNDGBD#20 integrates three 12-bit S12ADH units totaling 30 analog input channels: Unit 0 (8 channels, 3 sample-and-hold circuits), Unit 1 (8 channels, 3 sample-and-hold circuits), and Unit 2 (14 channels). It supports simultaneous sampling across all three units - enabling synchronized current/voltage acquisition for vector control algorithms. Minimum conversion time is 0.9 µs per channel at 60 MHz ADCLK, and programmable gain amplifiers (6 channels) support pseudo-differential inputs - key capabilities confirmed in R01DS0315EJ0130 for R5F566NNDGBD#20.
What package type and thermal characteristics apply to the R5F566NNDGBD#20?
The R5F566NNDGBD#20 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body, 0.5 mm pitch, and exposed thermal pad. It is rated for operation from –40°C to +105°C (G-version), with thermal resistance θJA ≈ 32°C/W (typical, JEDEC JESD51-7). This package supports high-power motor control applications where thermal dissipation and board-level reliability under industrial temperature cycling are critical - consistent with R5F566NNDGBD#20's target use cases.
R5F566NNDGBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNDGBD#20 FAQ
1.How can I place an order for R5F566NNDGBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNDGBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNDGBD#20 reliable?
The price and inventory of R5F566NNDGBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNDGBD#20 is usually 5 days.
3.What payment methods are accepted for R5F566NNDGBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNDGBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNDGBD#20?
R5F566NNDGBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNDGBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNDGBD#20?
For technical support, including R5F566NNDGBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNDGBD#20 requirements.
6.How does Aetrix verify that R5F566NNDGBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NNDGBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNDGBD#20 meets industry standards.
7.What is the process for return or replacement of R5F566NNDGBD#20?
All R5F566NNDGBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNDGBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNDGBD#20 part is unused and in its original packaging.
Return procedure for R5F566NNDGBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNDGBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

