My Inquiry
My Account
Renesas R5F566NNDGFP#10
- Part No.:
- R5F566NNDGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566NNDGFP#10.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNDGFP#10 from Renesas is a 32-bit RXv3 microcontroller with 120 MHz CPU frequency, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), and integrated Ethernet MAC, CAN, USB 2.0 FS, SDHI, QSPI, and GLCDC - designed for industrial HMI, networked gateway, and real-time control applications requiring deterministic timing and functional safety support.
For engineers reviewing the R5F566NNDGFP#10 datasheet, R5F566NNDGFP#10 pinout, R5F566NNDGFP#10 application, or R5F566NNDGFP#10 equivalent, key selection criteria include dual-bank flash for safe firmware updates, IEEE-754 double-precision FPU for motion control math, IEC60730-compliant self-test features, and 176-pin LFBGA package with 136 general-purpose I/Os including 19 5-V-tolerant pins.
Technical Context
The R5F566NNDGFP#10 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, supporting little-endian or big-endian data arrangement and 113 instructions including DSP and floating-point extensions. It integrates a memory protection unit (MPU) and JTAG/FINE debug interfaces for secure, traceable development.
Its clock system combines external crystal oscillators (8–24 MHz), PLLs, and internal HOCO/LOCO sources, enabling independent domain clocks: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for high-speed peripherals (ETHERC, GLCDC), and PCLKB up to 60 MHz for timers and ADCs - ensuring precise timing isolation across subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 698 CoreMark; supports double-precision IEEE-754 FPU and collective register bank save for fast context switching. |
| Memory | 4 MB code flash (dual-bank), 1 MB SRAM (no wait states), 32 KB ECC RAM (SEC-DED), 8 KB standby RAM - enables robust firmware update, real-time data buffering, and fault-tolerant operation. |
| Peripherals | Ethernet MAC + PHY interface, 3× CAN channels (ISO11898-1), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPI, GLCDC, DRW2D - supports embedded networking, motor control, and graphical HMI without external controllers. |
| Analog | Two 12-bit S12AD units (8 + 21 ch), 2× 12-bit D/A, on-chip temperature sensor - provides high-resolution sensing and actuation for closed-loop industrial control. |
| Timers & DMA | 29 timers including GPTW (32-bit ×4), MTU3a (16/32-bit ×9), TPUa (16-bit ×6); DMACAa (8 ch), EXDMAC (2 ch), DTC (1 ch) - enables synchronized PWM generation, encoder interfacing, and zero-CPU-overhead data movement. |
| Package & Temp | LFBGA-176 (13 × 13 mm, 0.8 mm pitch), –40°C to +105°C (G-version) - suitable for space-constrained industrial environments with extended thermal requirements. |
Pinout & Package
Package: PLBG0176GA-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (13 × 13 mm, 0.8-mm pitch), RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog power domains (2.7–3.6 V); separate AVCC pins ensure clean analog reference for 12-bit ADC/DAC accuracy. |
| VBATT | Battery backup supply | Enables RTC operation during main power loss - critical for time-stamped logging and alarm persistence in industrial gateways. |
| RES#, IRQ0–IRQ15 | Reset and external interrupt inputs | Asynchronous reset assertion and 16 configurable edge-triggered interrupts for fast event response (e.g., emergency stop, sensor trigger). |
| ETXD0–ETXD3, ERXD0–ERXD3, ETXEN, ERXDV | Ethernet physical layer interface | MII/RMII-compliant 10/100 Mbps signals - allows direct connection to external PHY without glue logic or level shifters. |
| TXD0, RXD0, RTS0, CTS0 | SCI0 asynchronous serial interface | Full-duplex UART with hardware flow control - used for debug console, configuration interface, or legacy device bridging. |
| MDIO, MDC | PHY management interface | IEEE 802.3u-compliant MDIO bus - enables software-controlled PHY register access (link status, speed negotiation) without CPU polling overhead. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming/erasing while executing from alternate bank - essential for fail-safe over-the-air (OTA) firmware updates in field-deployed equipment. |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC accelerators, IWDT windowing, A/D self-diagnostic, and register write protection - reduces certification effort for household and industrial appliances. |
| GLCDC + DRW2D graphics engine | Hardware-accelerated LCD controller with 3-plane overlay and 2D drawing (bit blit, vector, rotation) - eliminates need for external GPU in HMI designs, lowering BOM cost and latency. |
| Event Link Controller (ELC) | 123 internal event signals routed without CPU intervention - e.g., timer overflow triggers ADC conversion or PWM output disables on fault detection, improving real-time determinism. |
| 5-V tolerant I/O pins | 19 pins tolerate 5 V input even when VCC = 3.3 V - simplifies interfacing with legacy 5 V sensors, actuators, and logic without level translators. |
Applications
| Industrial Gateway | Smart HMI Terminal |
|---|---|
|
Use Scenario: Aggregating Modbus RTU, CANopen, and EtherNet/IP data from factory-floor devices into MQTT/HTTP payloads for cloud upload. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler - uses multiple SCI/RSPI/CAN channels concurrently with ELC-synchronized DMA transfers to avoid packet loss. Use Value: Integrated Ethernet MAC + PHY interface and dual-bank flash enable secure, seamless firmware updates and deterministic packet forwarding without external NIC or memory expansion. |
Use Scenario: Touch-enabled operator panel with animated UI, real-time process visualization, and local alarm logging on SD card. IC Role / Device Role / Timing Role: Graphics and control SoC - GLCDC drives 800×480 RGB LCD; DRW2D renders vector gauges; GPTW generates PWM for backlight dimming. Use Value: On-chip 2D drawing engine and 1 MB SRAM eliminate external frame buffer memory, reducing PCB layers and EMI risk while maintaining 60 fps UI refresh. |
| Networked Motor Drive | Functional Safety PLC Module |
|
Use Scenario: Compact servo drive with field-oriented control (FOC), CAN-based command interface, and web-based diagnostics via Ethernet. IC Role / Device Role / Timing Role: Real-time motion controller - RXv3 FPU executes FOC math; MTU3a generates complementary PWM with dead-time insertion; ADC samples current feedback at 1 µs intervals. Use Value: 120 MHz CPU + double-precision FPU + hardware PWM dead-time control ensures sub-microsecond current loop timing - critical for torque ripple reduction. |
Use Scenario: Safety-rated I/O module monitoring emergency stops, light curtains, and door interlocks per IEC 61508 SIL2. IC Role / Device Role / Timing Role: Certified safety monitor - uses MPU-enforced memory partitioning, CRC-accelerated data integrity checks, and IWDT windowing to detect latent faults. Use Value: Built-in IEC60730 Class B features (oscillation detection, register lock, A/D self-test) reduce external safety component count and accelerate functional safety certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NNDFP#30 | Same RX66N Group, 144-pin LFQFP package (20 × 20 mm), 2 MB flash, 512 KB SRAM - smaller footprint but reduced I/O count (111 pins) and no SDHI or GLCDC. | Suitable for cost-sensitive, space-constrained control nodes without graphical display or SD storage. | Select when board area is limited and Ethernet + graphics are unnecessary; verify thermal derating for 105°C operation in QFP. |
| R5F566TNDGFP#10 | Same 176-pin LFBGA package and 4 MB flash, but RX66T Group - optimized for motor control with enhanced MTU3 timers, higher PWM resolution, and no Ethernet/SDHI/GLCDC. | Targeted at inverters and servo drives where real-time PWM precision outweighs networking capability. | Choose for high-performance motor control where Ethernet connectivity is handled by companion chip; note missing USB/SDHI interfaces. |
Compared with R5F566NNDGFP#10, R5F566NNDFP#30 trades I/O count and peripheral richness for compactness and lower cost, while R5F566TNDGFP#10 shifts focus from connectivity to motor-control timing precision - making R5F566NNDGFP#10 uniquely balanced for gateway-class applications requiring both rich I/O and full networking.
Availability
R5F566NNDGFP#10 is available at Aetrix Electronics and suitable for industrial gateways, smart HMI terminals, networked motor drives, functional safety PLC modules, and embedded vision systems requiring stable component supply across multi-year production cycles.
Supply support for R5F566NNDGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets - with deep expertise in real-time embedded systems and functional safety.
The RX66N Group, including R5F566NNDGFP#10, was designed for high-integration industrial applications demanding Ethernet connectivity, graphical user interfaces, deterministic real-time control, and IEC60730/61508 compliance - bridging the gap between general-purpose MCUs and application-specific processors.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NNDGFP#10?
The R5F566NNDGFP#10 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark under benchmark conditions. This performance stems from its RXv3 CPU core with dual-issue pipeline, on-chip 32-bit multiplier/divider, and optimized instruction set - enabling real-time execution of complex control algorithms and protocol stacks without external acceleration. The R5F566NNDGFP#10 sustains this speed across its full temperature range (–40°C to +105°C).
Does the R5F566NNDGFP#10 support dual-bank flash for safe firmware updates?
Yes, the R5F566NNDGFP#10 includes a dual-bank flash architecture allowing background programming and erasing of one bank while executing code from the other. This enables atomic firmware updates with zero downtime - critical for remote industrial equipment. The R5F566NNDGFP#10 supports bank swapping via software control, and the bootloader can be configured to validate new firmware before switching banks, preventing boot failure.
Which communication interfaces are integrated into the R5F566NNDGFP#10?
The R5F566NNDGFP#10 integrates Ethernet MAC + PHY interface (10/100 Mbps MII/RMII), 3 CAN channels (ISO11898-1), USB 2.0 FS host/function/OTG, SD host interface (SDHI), quad SPI (QSPI), 3 I²C channels, 13 SCI channels (UART/SPI/I²C emulation), and RSPI. This comprehensive suite eliminates external transceivers for most industrial protocols - the R5F566NNDGFP#10 directly connects to PHYs, SD cards, CAN buses, and USB peripherals without level-shifting or bridge ICs.
What graphics capabilities does the R5F566NNDGFP#10 provide for HMI applications?
The R5F566NNDGFP#10 includes a dedicated Graphic-LCD Controller (GLCDC) supporting RGB, YUV, and CLUT formats up to 800×480 resolution, plus a 2D Drawing Engine (DRW2D) for hardware-accelerated bit blitting, vector drawing, and image rotation. These blocks operate independently of the CPU - the R5F566NNDGFP#10 renders UI elements in parallel with application logic, achieving smooth animation and low-latency touch response without external GPU or frame buffer memory.
How does the R5F566NNDGFP#10 support functional safety standards like IEC60730?
The R5F566NNDGFP#10 includes built-in features for IEC60730 Class B compliance: oscillation-stop detection, hardware CRC accelerators, windowed independent watchdog timer (IWDT), A/D converter self-diagnostic, register write protection, and memory protection unit (MPU). These capabilities allow developers to implement safety mechanisms within the R5F566NNDGFP#10 itself - reducing external component count and simplifying certification for household appliances and industrial controls.
R5F566NNDGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNDGFP#10 FAQ
1.How can I place an order for R5F566NNDGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNDGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNDGFP#10 reliable?
The price and inventory of R5F566NNDGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNDGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566NNDGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNDGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNDGFP#10?
R5F566NNDGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNDGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNDGFP#10?
For technical support, including R5F566NNDGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNDGFP#10 requirements.
6.How does Aetrix verify that R5F566NNDGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566NNDGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNDGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566NNDGFP#10?
All R5F566NNDGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNDGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNDGFP#10 part is unused and in its original packaging.
Return procedure for R5F566NNDGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNDGFP#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
