Renesas R5F566NNDGFP#30
- Part No.:
- R5F566NNDGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566NNDGFP#30.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,327
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNDGFP#30 from Renesas is a 32-bit RXv3 core microcontroller optimized for real-time motor control in industrial inverters and servo drives, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM generation across 10 GPTW channels.
For engineers reviewing the R5F566NNDGFP#30 datasheet, R5F566NNDGFP#30 pinout, R5F566NNDGFP#30 application, or R5F566NNDGFP#30 equivalent, key selection considerations include its 144-pin LFQFP package with 110 GPIOs (4 × 5-V tolerant), 12-bit S12ADH ADC with simultaneous sampling across three units (30 channels total), HRPWM with 195 ps timing resolution, and ISO 11898-1 CAN interface with 32 mailboxes - all supporting IEC 60730 Class B compliance.
Technical Context
The R5F566NNDGFP#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, and configurable endian mode. Its clock system integrates PLL with selectable reference sources (8–24 MHz crystal or 16/18/20 MHz HOCO), enabling independent scaling of ICLK (up to 160 MHz), PCLKA (120 MHz), PCLKB (60 MHz), and PCLKC (160 MHz) for peripheral domains.
Real-time motor control is enabled by tightly coupled peripherals: GPTW timers synchronized to PCLKC for high-precision PWM, ELC for interrupt-free inter-module triggering (e.g., MTU3 start → A/D conversion), and POE3B/POEG for hardware fault-driven waveform output disable during overcurrent or short-circuit events - all operating without CPU intervention in sleep modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k write cycles) |
| PWM Capability | 10-channel 32-bit GPTW + 4-channel HRPWM (195 ps min resolution at 160 MHz) |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 sample-and-hold units), 6-channel CMPC, 2-channel 12-bit D/A |
| Communication | 1× CAN (ISO 11898-1, 32 mailboxes), 1× USB 2.0 FS host/function/OTG, 7× SCI, 1× RIIC, 1× RSPI |
| Package & I/O | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), 110 GPIOs (4 × 5-V tolerant, open-drain, pull-up) |
| Operating Range | –40°C to +105°C (G-version), 2.7–5.5 V supply, IEC 60730 support including CAC, CRCA, DOC |
Pinout & Package
144-pin Low-profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad (PLQP0144KA-B). Pinout validated per Renesas R01DS0315EJ0130 Rev.1.30, pages 112–127 (pin function mapping and electrical characteristics).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (2.7–5.5 V), separate analog supplies (AVCC0/1/2), dedicated USB supply (3.0–3.6 V) |
| XTAL/EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal; enables PLL reference with ±0.5% accuracy for motor timing stability |
| MTIOC0A–MTIOC9B | MTU3 timer I/O | Up to 28 PWM output pins with dead-time insertion, phase-counting, and synchronous clearing for 3-phase inverter control |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized sampling initiation from GPTW/MTU3 events - eliminates software jitter in current sensing |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART for host debug or parameter upload; supports LIN frame format via SCI12 |
| TXD1/RXD1 | CAN transceiver interface | Differential CANH/CANL signals compliant with ISO 11898-1; 32 mailbox FIFO reduces CPU polling overhead |
| USB_VBUS/USB_DP/USB_DM | USB 2.0 full-speed interface | Integrated transceiver and 2 KB buffer enable firmware updates or configuration via USB without external PHY |
| POEG0–POEG3 | GPTW output enable control | Hardware-initiated disable of PWM outputs on comparator fault, oscillation stop, or software command - critical for safe shutdown |
Key Features
| Feature | Design Value |
|---|---|
| HRPWM Timing Resolution | 195 ps minimum edge placement precision at 160 MHz - enables sub-microsecond dead-time control in SiC/GaN inverter designs |
| Simultaneous ADC Sampling | Three independent 12-bit S12ADH units (30 channels total) with synchronized start triggers - captures motor phase currents without time skew |
| Event Link Controller (ELC) | 188 internal event signals routed without CPU involvement - e.g., GPTW compare match → A/D conversion start → result DMA transfer |
| IEC 60730 Safety Support | On-chip CAC (clock accuracy check), CRCA (CRC engine), DOC (data operation circuit), and RAM test assist - reduces external safety component count |
| Trusted Secure IP Lite | AES-128/256 encryption, true random number generator, and key protection - secures firmware updates and parameter storage in connected drives |
Applications
| Industrial Inverter Control | Servo Motor Drive |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase AC induction motors in HVAC compressors and pumps. IC Role / Device Role / Timing Role: Real-time PWM generation (GPTW + HRPWM), simultaneous current sensing (S12ADH), and position feedback decoding (MTU3 phase counting). Use Value: 195 ps PWM edge control minimizes switching losses in 16 kHz carrier-based SVM; ELC-triggered ADC sampling ensures <100 ns current measurement alignment. | Use Scenario: High-bandwidth position/velocity control of permanent magnet synchronous motors (PMSM) in CNC axes. IC Role / Device Role / Timing Role: Execution of field-oriented control (FOC) algorithm with FPU acceleration, resolver-to-digital conversion via MTU3, and CAN-based motion command reception. Use Value: 160 MHz CPU + 128 KB zero-wait SRAM enables <5 µs FOC loop execution; 32-mailbox CAN handles multi-axis synchronization with minimal latency. |
| EV Onboard Charger (OBC) | Industrial PLC Communication Module |
Use Scenario: Digital control of bidirectional AC/DC and DC/DC stages in 6.6 kW EV onboard chargers. IC Role / Device Role / Timing Role: Dual PWM control (GPTW for PFC, MTU3 for LLC resonant converter), isolated voltage/current monitoring (S12ADH + PGA), and USB firmware update interface. Use Value: Programmable gain amplifier supports pseudo-differential sensing of shunt-based current measurements; USB OTG allows field reprogramming without JTAG debugger. | Use Scenario: Protocol gateway between Modbus RTU (RS485) and EtherCAT slave interfaces in modular PLC backplanes. IC Role / Device Role / Timing Role: SCI-based Modbus master/slave handling, EtherCAT ASIC interface via parallel bus, and real-time watchdog supervision (IWDTa). Use Value: External bus interface (40 MHz, 4 CS areas) connects to EtherCAT ASIC; independent IWDT with dedicated 120 kHz oscillator guarantees fail-safe reset under firmware hang. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TNDGFP#30 | Same RX66T Group, identical 144-pin LFQFP package and peripheral set, but with 512 KB code flash (vs. 1 MB) | Reduced firmware footprint requirement; suitable for cost-sensitive drives with fixed feature sets | Select when application firmware fits within 512 KB and no future expansion is planned |
| R5F566NNDFP#30 | Same core and peripherals, but in 100-pin LFQFP (PLQP0100KB-B), 69 GPIOs, no USB interface | Space-constrained designs where USB is unused and CAN + SCI suffice for communication | Select for compact inverter modules requiring CAN + multiple SCI but no USB connectivity |
Compared with R5F566NNDGFP#30, the R5F566TNDGFP#30 offers identical real-time control capability at lower memory cost, while the R5F566NNDFP#30 trades USB and 41 GPIOs for smaller footprint - both require PCB redesign and firmware validation due to non-pin-compatible packages.
Availability
R5F566NNDGFP#30 is available at Aetrix Electronics and suitable for industrial motor drives, EV onboard chargers, and programmable logic controller modules requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature range (–40°C to +105°C).
Supply support for R5F566NNDGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The RX66T Group is designed specifically for high-performance motor control applications, integrating high-resolution PWM, simultaneous multi-channel ADC, and safety features to replace discrete FPGA + MCU solutions in inverters and servo systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NNDGFP#30?
The R5F566NNDGFP#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency with single-cycle instruction execution, on-chip FPU, and optimized memory subsystem - enabling deterministic execution of complex motor control algorithms in real time without pipeline stalls.
Does the R5F566NNDGFP#30 support IEC 60730 Class B functional safety requirements?
Yes, the R5F566NNDGFP#30 includes dedicated hardware for IEC 60730 compliance: clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOC) for RAM testing, oscillation-stop detection, and register write protection. These features reduce external safety component count and simplify certification for industrial motor control applications.
What package type and pin count does the R5F566NNDGFP#30 use?
The R5F566NNDGFP#30 uses a 144-pin Low-profile Quad Flat Package (LFQFP) with 20 × 20 mm body and 0.5 mm pitch (PLQP0144KA-B). It provides 110 general-purpose I/O pins, including 4 × 5-V tolerant inputs, essential for interfacing with industrial-level sensors and actuators without level-shifting circuitry.
How many channels of 12-bit ADC does the R5F566NNDGFP#30 integrate, and what is its sampling capability?
The R5F566NNDGFP#30 integrates a total of 30 channels across three 12-bit S12ADH ADC units, with simultaneous sampling supported across all units. Each unit includes dedicated sample-and-hold circuits (3 per unit for Units 0 and 1), enabling precise, time-aligned current and voltage measurements critical for field-oriented motor control.
What communication interfaces are available on the R5F566NNDGFP#30 for industrial networking?
The R5F566NNDGFP#30 provides CAN (ISO 11898-1, 32 mailboxes), USB 2.0 full-speed host/function/OTG, seven SCI channels (including LIN-capable SCI12), one I2C (RIICa, 400 kbps), and one RSPI (30 Mbps). This combination supports robust industrial networking, firmware updates, and multi-protocol gateway functionality without external bridge ICs.
R5F566NNDGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNDGFP#30 FAQ
1.How can I place an order for R5F566NNDGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNDGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNDGFP#30 reliable?
The price and inventory of R5F566NNDGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNDGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F566NNDGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNDGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNDGFP#30?
R5F566NNDGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNDGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNDGFP#30?
For technical support, including R5F566NNDGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNDGFP#30 requirements.
6.How does Aetrix verify that R5F566NNDGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F566NNDGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNDGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F566NNDGFP#30?
All R5F566NNDGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNDGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNDGFP#30 part is unused and in its original packaging.
Return procedure for R5F566NNDGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNDGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

