Renesas R5F566NNHDBD#20
- Part No.:
- R5F566NNHDBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F566NNHDBD#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNHDBD#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 4 MB on-chip code flash with dual-bank support, 1 MB SRAM (including 32 KB ECC RAM), and integrated Ethernet MAC, CAN, SDHI, QSPI, and GLCDC for industrial HMI and networked embedded control applications.
For engineers reviewing the R5F566NNHDBD#20 datasheet, R5F566NNHDBD#20 pinout, R5F566NNHDBD#20 application, or R5F566NNHDBD#20 equivalent, key selection criteria include its 176-pin LFBGA package, -40°C to +85°C temperature grade, 120-MHz real-time performance with 698 CoreMark, and hardware-accelerated graphics (DRW2D) and secure boot (TSIP) capabilities.
Technical Context
The R5F566NNHDBD#20 implements the RXv3 CPU core with 16×32-bit general-purpose registers, double-precision FPU (16×64-bit data registers), and collective register bank save for deterministic interrupt latency. It supports little-endian or big-endian data arrangement and executes instructions in single-cycle timing at 120 MHz.
Its clock system integrates dual PLLs, selectable HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated oscillator, enabling independent domain clocks: ICLK (120 MHz), PCLKA (120 MHz for ETHERC/GLCDC), PCLKB (60 MHz for timers/A/D), and BCLK (80 MHz external bus). The MPU enforces memory protection across 4 GB linear address space.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark, IEEE-754 double-precision FPU |
| Memory | 4 MB code flash (dual-bank, BGO), 32 KB data flash (100k cycles), 1 MB SRAM (no wait), 32 KB ECC RAM (SEC-DED) |
| Package & Temp | PLQP0176KB-C 176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch, –40°C to +85°C (D-version) |
| Peripherals | Ethernet MAC (10/100 Mbps), 3× CAN (ISO 11898-1), SDHI (25 MB/s), QSPI, GLCDC + DRW2D, 2×12-bit A/D (29 ch), 2×12-bit D/A |
| Security & Compliance | Trusted Secure IP (TSIP), AES-128/192/256, IEC 60730 self-test (CRC, IWDTa, A/D diagnosis, register write protection) |
| Power & Clock | 2.7–3.6 V supply, four low-power modes, RTC with battery backup (VBATT), PLL + HOCO/LOCO oscillators, 120-kHz IWDT clock |
Pinout & Package
Package: PLQP0176KB-C - 176-pin Low-Profile Quad Flat Package (LFBGA), 24 mm × 24 mm, 0.5 mm pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC operation |
| VBATT | Battery backup input | Supplies RTC during main power loss; enables calendar/timekeeping in deep software standby |
| RES# | Active-low reset input | Hardware reset assertion; synchronous release ensures deterministic initialization sequence |
| EXTAL / XTAL | External crystal oscillator terminals | Supports 8–24 MHz crystal for high-accuracy system clock; optional PLL multiplication to 120 MHz |
| MD0 / MD1 | Mode setting pins | Select boot source (SCI/USB/FINE) and operating mode at power-on reset |
| ETH_MDC / ETH_MDIO | PHY management interface | IEEE 802.3u-compliant MII/RMII management bus for external PHY configuration and status readback |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while programming Bank B as background operation (BGO) |
| GLCDC + DRW2D graphics engine | Hardware-accelerated 2D rendering (bit blit, rotation, vector draw) and triple-plane LCD overlay without CPU load |
| Event Link Controller (ELC) | 123 internal event signals routed without CPU intervention-e.g., TPU capture triggers A/D conversion or PWM dead-time compensation |
| IEC 60730 safety support | Integrated CRC accelerator, IWDTa windowing, A/D self-diagnosis, and register write protection for Class B compliance |
| Secure boot via TSIP | Trusted Secure IP block performs authenticated decryption of encrypted firmware images using AES keys stored in protected memory |
Applications
| Industrial HMI Panel | Networked PLC Controller |
|---|---|
|
Use Scenario: Touch-enabled operator interface with real-time process visualization and local data logging. IC Role / Device Role / Timing Role: Primary application MCU handling GUI rendering (GLCDC+DRW2D), Ethernet-based Modbus TCP communication, and local SD card storage. Use Value: 1 MB SRAM buffers frame data; dual-bank flash allows OTA updates without halting display or control functions. |
Use Scenario: Compact programmable logic controller with EtherNet/IP connectivity and multi-protocol fieldbus support. IC Role / Device Role / Timing Role: Real-time control processor executing ladder logic, managing 3× CAN nodes for sensor/actuator networks, and synchronizing I/O via Ethernet time stamping. Use Value: 120-MHz RXv3 core delivers deterministic scan times; ELC links timer events to A/D sampling for precise I/O timing. |
| Smart Energy Gateway | Medical Diagnostic Device Interface |
|
Use Scenario: Residential energy meter gateway aggregating data from smart meters (via RS485/SCI) and reporting to cloud via Ethernet/Wi-Fi bridge. IC Role / Device Role / Timing Role: Secure host processor running TLS stack (AES acceleration), managing SDHI for local data buffering, and enforcing IEC 60730 safety checks on communication stacks. Use Value: TSIP enables secure firmware signing; 32 KB data flash stores cryptographic keys and calibration parameters with 100k-cycle endurance. |
Use Scenario: Portable ultrasound or patient monitor front-end requiring high-resolution waveform display and sensor signal conditioning. IC Role / Device Role / Timing Role: Signal acquisition and visualization MCU interfacing 29-channel 12-bit A/D, driving graphic LCD via GLCDC, and generating precise timing for transducer pulsing. Use Value: Dual A/D units allow simultaneous sampling of analog inputs; 32 KB ECC RAM protects critical diagnostic buffer data against bit flips. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566NNDDBD#20 | Same RX66N family, identical 176-pin LFBGA package but with 2 MB flash (vs. 4 MB) and no TSIP encryption module | Suitable for cost-sensitive applications omitting secure boot or firmware encryption requirements | Select when full 4 MB flash and TSIP are not required; retains same peripheral set and timing performance |
| R5F566TNDDBD#20 | Same package and flash size, but G-version (-40°C to +105°C) and includes TSIP; lacks Ethernet MAC and GLCDC/DRW2D | Targeted at extended-temperature motor control or power electronics where graphics and networking are unnecessary | Choose for high-temp environments needing AES security but no display or Ethernet-reduces BOM complexity |
Compared with R5F566NNHDBD#20, the R5F566NNDDBD#20 reduces flash capacity and removes TSIP for lower cost, while the R5F566TNDDBD#20 trades graphics/Ethernet for extended temperature and retained security-enabling thermal-hardened control without display overhead.
Availability
R5F566NNHDBD#20 is available at Aetrix Electronics and suitable for industrial HMI panels, networked PLC controllers, smart energy gateways, and medical diagnostic device interfaces requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F566NNHDBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66N Group is designed for high-performance, secure, and graphics-rich industrial applications-integrating real-time control, connectivity, human-machine interaction, and functional safety features in a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NNHDBD#20?
The R5F566NNHDBD#20 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark in benchmark testing. This performance stems from the RXv3 CPU core's single-cycle instruction execution, 16 general-purpose 32-bit registers, and optimized pipeline-enabling deterministic real-time response in industrial control loops and HMI rendering tasks. The R5F566NNHDBD#20 sustains this speed across its full 4 MB flash and 1 MB SRAM without wait states.
Does the R5F566NNHDBD#20 support secure boot and cryptographic acceleration?
Yes, the R5F566NNHDBD#20 includes Trusted Secure IP (TSIP) supporting AES-128/192/256 encryption and authenticated decryption of firmware images. TSIP provides tamper-resistant key storage and hardware-accelerated cryptographic operations-critical for secure boot, firmware updates, and data confidentiality in medical and industrial applications. The R5F566NNHDBD#20 leverages TSIP to enforce chain-of-trust without burdening the RXv3 core.
What graphics and display capabilities does the R5F566NNHDBD#20 offer?
The R5F566NNHDBD#20 integrates a Graphic-LCD Controller (GLCDC) supporting triple-plane overlay (background, graphic 1, graphic 2) and a 2D Drawing Engine (DRW2D) for hardware-accelerated bit blitting, rotation, and vector drawing. It supports 32-/16-bpp graphics and CLUT formats, enabling high-fidelity UI rendering on TFT panels up to VGA resolution. These features eliminate CPU overhead in R5F566NNHDBD#20-based HMI designs.
How many CAN channels and mailboxes does the R5F566NNHDBD#20 provide?
The R5F566NNHDBD#20 integrates three independent CAN modules compliant with ISO 11898-1, each supporting 32 dedicated mailboxes for standard and extended frames. This enables concurrent handling of multiple CAN networks-e.g., one for sensor data, one for actuator commands, and one for diagnostics-without software arbitration. The R5F566NNHDBD#20's mailbox architecture ensures deterministic message filtering and transmission scheduling.
What is the package type and temperature range of the R5F566NNHDBD#20?
The R5F566NNHDBD#20 uses the PLQP0176KB-C package: a 176-pin LFBGA with 24 mm × 24 mm footprint and 0.5 mm pitch. It is rated for the industrial D-version temperature range of –40°C to +85°C. This package supports high-density PCB layouts and thermal dissipation requirements typical of fanless industrial controllers. The R5F566NNHDBD#20's pinout and thermal profile are validated for continuous operation within this range under specified voltage and load conditions.
R5F566NNHDBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX66N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNHDBD#20 FAQ
1.How can I place an order for R5F566NNHDBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNHDBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNHDBD#20 reliable?
The price and inventory of R5F566NNHDBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNHDBD#20 is usually 5 days.
3.What payment methods are accepted for R5F566NNHDBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNHDBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNHDBD#20?
R5F566NNHDBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNHDBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNHDBD#20?
For technical support, including R5F566NNHDBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNHDBD#20 requirements.
6.How does Aetrix verify that R5F566NNHDBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NNHDBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNHDBD#20 meets industry standards.
7.What is the process for return or replacement of R5F566NNHDBD#20?
All R5F566NNHDBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNHDBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNHDBD#20 part is unused and in its original packaging.
Return procedure for R5F566NNHDBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNHDBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

