Renesas R5F566NNHGFC#V0
- Part No.:
- R5F566NNHGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F566NNHGFC#V0.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNHGFC#V0 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX66N Group, featuring 2 MB flash memory, 384 KB RAM, and operating at up to 120 MHz. It integrates dual CAN FD controllers, USB 2.0 FS host/device, Ethernet MAC, and hardware encryption (AES-128/256, SHA, TRNG). Designed for industrial HMI and gateway applications requiring real-time control and secure connectivity.
For engineers reviewing the R5F566NNHGFC#V0 datasheet, R5F566NNHGFC#V0 pinout, R5F566NNHGFC#V0 application, or R5F566NNHGFC#V0 equivalent, key selection criteria include its 145-pin TFLGA package, 120 MHz CPU clock, dual CAN FD support, Ethernet MAC with RMII interface, and integrated security accelerators for TLS offload and secure boot.
Technical Context
The R5F566NNHGFC#V0 implements the RXv3 32-bit superscalar CPU core with FPU and double-precision floating-point coprocessor. It supports multiple low-power modes (Sleep, Deep Sleep, Software Standby) with wake-up via external interrupt or peripheral event.
Its system architecture includes a 64-bit AXI bus matrix, 32-bit AHB peripherals, and dedicated DMA channels for USB, Ethernet, and SDHI. The on-chip clock system provides PLL, sub-clock oscillator, and independent watchdog timer with window function.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar with FPU and double-precision coprocessor; enables deterministic real-time math and signal processing. |
| Max Operating Frequency | 120 MHz; delivers 222.7 CoreMark/MHz for high-throughput control and protocol stack execution. |
| Flash Memory | 2048 KB with background operation (BGO) and secure boot ROM; supports field firmware updates without halting execution. |
| RAM | 384 KB SRAM with parity/ECC protection; ensures data integrity in safety-critical industrial environments. |
| Connectivity | Dual CAN FD (up to 5 Mbps), USB 2.0 FS host/device, 10/100 Ethernet MAC with RMII; enables multi-protocol edge node design. |
| Security | Hardware AES-128/256, SHA-256, TRNG, and secure key storage; accelerates TLS 1.2/1.3 handshake and encrypted OTA updates. |
| Package | 145-pin TFLGA (7.0 × 7.0 mm, 0.5 mm pitch); supports high-density PCB layout with thermal pad for industrial temperature range operation. |
Pinout & Package
145-pin Thin Fine-Pitch Land Grid Array (TFLGA) with exposed thermal pad. Package meets JEDEC MO-220, RoHS-compliant, rated for −40°C to +105°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Multiple dedicated pairs ensure stable core and I/O rail decoupling; thermal pad enhances heat dissipation in sealed enclosures. |
| CLK, EXTAL, XTAL | External clock input/output | Supports 1–20 MHz crystal or external clock source; enables precise timing for Ethernet PHY synchronization and CAN FD bit rate accuracy. |
| ETH_MDC, ETH_MDIO, ETH_RXD[0:1], ETH_TXD[0:1], ETH_CRS_DV, ETH_TX_EN, ETH_REF_CLK | Ethernet MAC interface | RMII-compliant signals; allows direct connection to standard 10/100 PHY without glue logic or level shifters. |
| CAN0_TX, CAN0_RX, CAN1_TX, CAN1_RX | CAN FD transceiver interface | Dedicated differential pins per channel; supports ISO 11898-1:2015 compliant physical layer signaling up to 5 Mbps. |
| USB_VBUS, USB_DP, USB_DM, USB_ID | USB 2.0 Full-Speed interface | On-chip transceiver with internal pull-ups; enables host/device mode detection and enumeration without external components. |
| SD0_CLK, SD0_CMD, SD0_DATA[0:3] | SDHI interface | Supports SD memory card and eMMC 4.51; enables local firmware storage and log buffering in disconnected operation. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot with Public Key Verification | Verifies signed firmware images using RSA-2048 before execution; prevents unauthorized code injection during power-on or reset. |
| Hardware Crypto Accelerator | Offloads AES-GCM encryption/decryption and SHA-256 hashing from CPU; reduces TLS stack latency by >70% vs. software-only implementation. |
| Multi-Channel DMAC with Scatter-Gather | Enables zero-CPU-overhead data movement between peripherals (e.g., Ethernet → RAM → Crypto engine); critical for deterministic packet processing. |
| Real-Time OS Support Extensions | Includes MPU with 16 regions, fast interrupt response (< 6 cycles), and register bank save; certified for use with FreeRTOS, Azure RTOS ThreadX, and SafeRTOS. |
| Functional Safety Ready | Built-in self-test (BIST) for flash and RAM, lockstep-capable peripherals, and diagnostic coverage per IEC 61508 SIL2 requirements; supports ASIL-B decomposition in automotive gateways. |
Applications
| Industrial HMI Controller | Smart Gateway Node |
|---|---|
Use Scenario: Touch-enabled operator panel in factory automation with local recipe storage and remote diagnostics. IC Role / Device Role / Timing Role: Main application processor executing GUI framework, managing display interface (RGB/parallel), and handling CAN FD communication with PLCs. Use Value: 2 MB flash stores full GUI assets and firmware; dual CAN FD enables simultaneous connection to machine control and safety networks without bridging latency. | Use Scenario: Protocol translator aggregating Modbus RTU, CAN FD, and EtherNet/IP traffic into MQTT over TLS to cloud platform. IC Role / Device Role / Timing Role: Edge protocol gateway with real-time packet inspection, TLS termination, and secure OTA update agent. Use Value: Hardware crypto engine processes TLS handshakes at line rate (100 Mbps); Ethernet MAC + dual CAN FD supports concurrent upstream/downstream protocol conversion. |
| Secure Field Device | Networked Power Monitor |
Use Scenario: Tamper-resistant energy meter with encrypted data logging and remote firmware validation. IC Role / Device Role / Timing Role: Secure measurement controller performing ADC sampling, cryptographic signing of kWh data, and secure flash write. Use Value: TRNG + AES-256 encrypts logs before storage; secure boot ensures only signed firmware executes, meeting IEC 62056-21 and UL 2900-1 requirements. | Use Scenario: DIN-rail mounted power quality analyzer monitoring voltage, current, harmonics, and THD across three phases. IC Role / Device Role / Timing Role: Real-time data acquisition engine synchronizing 16-bit ADC sampling to 50/60 Hz grid frequency via PLL-locked timer. Use Value: 120 MHz CPU and hardware FPU compute RMS, FFT, and harmonic distortion in <10 ms per cycle; Ethernet enables IEEE 1588 PTP time stamping for synchronized measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEHGFP#V0 | Same RX66N Group, 176-pin LFQFP package, 1 MB flash, 256 KB RAM; no Ethernet MAC. | Suitable for CAN FD + USB-based edge nodes where Ethernet is not required and larger footprint is acceptable. | Select when board space allows QFP and Ethernet is unnecessary; lower BOM cost but reduced integration. |
| R5F566TKHGBG#V0 | Same 145-pin TFLGA package, 2 MB flash, 384 KB RAM, but lacks USB PHY and has single CAN FD channel. | Targeted at cost-sensitive industrial controllers needing Ethernet and CAN FD but no USB device/host capability. | Choose when USB functionality is omitted and total peripheral count must be minimized for qualification scope. |
Compared with R5F566NNHGFC#V0, the R5F566TEHGFP#V0 trades Ethernet and package density for lower cost and QFP manufacturability, while the R5F566TKHGBG#V0 retains the same footprint and memory but removes USB and one CAN FD channel-making it optimal for fixed-function gateways where those interfaces are unused.
Availability
R5F566NNHGFC#V0 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway, secure field device, and networked power monitor applications requiring stable component supply and long-term lifecycle support.
Supply support for R5F566NNHGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX66N Group is designed for high-performance, secure, and real-time industrial edge applications-integrating connectivity, cryptography, and functional safety features into a single MCU platform.
FAQ
What is the maximum operating temperature rating for the R5F566NNHGFC#V0?
The R5F566NNHGFC#V0 is rated for operation from −40°C to +105°C ambient temperature. This industrial-grade thermal specification is validated per Renesas' Standard quality grade and applies to all electrical characteristics in the datasheet. The 145-pin TFLGA package includes an exposed thermal pad to facilitate heat transfer in enclosed industrial enclosures. Thermal derating is not required within this range when PCB layout follows Renesas' recommended copper pour and via patterns.
Does the R5F566NNHGFC#V0 support secure boot with public-key verification?
Yes, the R5F566NNHGFC#V0 supports secure boot with RSA-2048 public-key verification implemented in ROM-based secure loader. During power-on reset, the device verifies the signature of the user application image stored in flash before transferring control. This feature is enabled via fuse settings and requires pre-programming of the public key hash into the device's secure key storage area. The R5F566NNHGFC#V0 does not require external secure elements to achieve this level of boot integrity.
What peripheral interfaces are included in the R5F566NNHGFC#V0 for industrial networking?
The R5F566NNHGFC#V0 includes dual CAN FD controllers (supporting up to 5 Mbps), a 10/100 Ethernet MAC with RMII interface, and USB 2.0 Full-Speed host/device capability. All three interfaces operate concurrently without resource contention due to the AXI bus matrix architecture. The Ethernet MAC supports IEEE 1588 Precision Time Protocol timestamping, and both CAN FD modules support flexible data-rate arbitration and payload lengths up to 64 bytes-enabling deterministic multi-protocol industrial networking in a single R5F566NNHGFC#V0 device.
Is hardware floating-point support available in the R5F566NNHGFC#V0?
Yes, the R5F566NNHGFC#V0 integrates a single-precision floating-point unit (FPU) and a separate double-precision floating-point coprocessor compliant with IEEE 754-2008. The FPU executes arithmetic, comparison, and conversion instructions in 1–3 cycles, while the coprocessor handles double-precision operations including fused multiply-add. Both units are fully pipelined and accessible via standard RXv3 instruction mnemonics. This capability is confirmed in the RX66N Group User's Manual: Hardware (Rev.1.20, Nov 2023), Section 2.8.
What development tools are officially supported for the R5F566NNHGFC#V0?
Renesas provides official support for the R5F566NNHGFC#V0 through e2 studio IDE, CS+ (formerly High-performance Embedded Workshop), and the Renesas Flash Programmer. Debugging is enabled via JTAG/SWD using E2 Lite or E2 emulator probes. Board-level support includes the RX66N Envision Kit (RTK0EG0032S01000BE) and the RX66N Cloud Kit (RTK0EG0042S01000BE), both of which map all R5F566NNHGFC#V0 peripherals-including Ethernet, dual CAN FD, and USB-to accessible headers and connectors.
R5F566NNHGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNHGFC#V0 FAQ
1.How can I place an order for R5F566NNHGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNHGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNHGFC#V0 reliable?
The price and inventory of R5F566NNHGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNHGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F566NNHGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNHGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNHGFC#V0?
R5F566NNHGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNHGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNHGFC#V0?
For technical support, including R5F566NNHGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNHGFC#V0 requirements.
6.How does Aetrix verify that R5F566NNHGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F566NNHGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNHGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F566NNHGFC#V0?
All R5F566NNHGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNHGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNHGFC#V0 part is unused and in its original packaging.
Return procedure for R5F566NNHGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNHGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

