My Inquiry
My Account
Renesas R5F566NNHGFP#10
- Part No.:
- R5F566NNHGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566NNHGFP#10.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNHGFP#10 from Renesas is a 120-MHz 32-bit RXv3 MCU with double-precision IEEE-754 FPU, 4-MB on-chip code flash (dual-bank), 1-MB SRAM (including 32-KB ECC RAM), and integrated Ethernet MAC, CAN, SDHI, QSPI, and GLCDC. It serves as a high-integration application processor for industrial HMI, networked gateway, and real-time control systems requiring deterministic timing, functional safety support (IEC60730), and rich peripheral concurrency.
For engineers reviewing the R5F566NNHGFP#10 datasheet, R5F566NNHGFP#10 pinout, R5F566NNHGFP#10 application, or R5F566NNHGFP#10 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-C), 120-MHz real-time execution with zero-wait flash access, dual-bank flash for safe firmware updates, 32-KB data flash rated for 100,000 erase/write cycles, and hardware-accelerated 2D graphics rendering via DRW2D engine.
Technical Context
The R5F566NNHGFP#10 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, supporting little-endian or big-endian data arrangement and 113 instructions including DSP and floating-point operations. Its memory subsystem includes 4-MB code flash with 8-KB cache, 1-MB SRAM (512-KB + 512-KB expansion), 32-KB ECC RAM, and 8-KB standby RAM backed by VBATT.
Peripherals are clocked across four domains: ICLK (up to 120 MHz for CPU), PCLKA (120 MHz for ETHERC/GLCDC/DRW2D), PCLKB (60 MHz for timers/A/D), and PCLKC/PCLKD (60 MHz for S12AD units). It integrates three CAN channels (ISO11898-1 compliant, 32 mailboxes each), one Ethernet MAC with RMII/MII, and a full-featured SD host interface compliant with SD Physical Layer Spec v3.01.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark, double-precision FPU per IEEE-754 |
| Flash Memory | 4 MB code flash with dual-bank structure enabling background programming and safe bank swap |
| RAM | 1 MB total SRAM: 512 KB + 512 KB expansion + 32 KB ECC RAM + 8 KB standby RAM |
| Package | 176-pin LFBGA (PLQP0176KB-C), 24 × 24 mm, 0.5-mm pitch, 136 I/O pins, 19 with 5-V tolerance |
| Timers & PWM | 29 extended-function timers: 4×32-bit GPTW, 9×16-bit MTU3a, 6×16-bit TPUa, 2×32-bit CMTW |
| Analog Peripherals | Two 12-bit A/D converters (8 + 21 channels), two 12-bit D/A channels, on-die temperature sensor |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), 3×CAN, 13×SCI, 3×I²C (1 Mbps), 3×RSPI, 1×QSPI, SDHI, USB 2.0 FS |
Pinout & Package
Package: PLQP0176KB-C - 176-pin Low-Profile Quad Flat Package (LFBGA), 24 × 24 mm body, 0.5-mm ball pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V single-supply operation; separate analog domains enable noise-isolated ADC reference |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; supports deep software standby mode retention |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers nine distinct reset sources including POR, LVD, and watchdog |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; enables precise clock source for Ethernet, USB, and RTC synchronization |
| MD0–MD2 | Mode setting pins | Select boot mode (SCI/USB/FINE) and operating mode (single-chip, ROM-enabled/disabled extended) |
| ETXD0–ETXD3 / ERXD0–ERXD3 | Ethernet PHY data I/O | RMII/MII interface signals; direct connection to external PHY without level-shifting required |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART channel used for debug console, bootloader communication, or host interface |
| PE0–PE15 | General-purpose I/O port E | 16-bit parallel bus capable of event-linking to timers or A/D triggers; supports 5-V tolerant inputs |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while programming Bank B, then switch startup bank atomically |
| Hardware ECC RAM | 32-KB SRAM with SEC-DED error correction ensures data integrity in safety-critical control tasks |
| Event Link Controller (ELC) | 123 internal event signals routed without CPU intervention-e.g., trigger A/D conversion on timer match |
| Integrated GLCDC + DRW2D | Full graphic-LCD controller with 3-plane overlay and hardware-accelerated 2D drawing (blit/rotate/vector) |
| IEC60730 safety functions | Oscillation-stop detection, CRC-A, IWDT windowing, register write protection, and A/D self-diagnostic |
| Flexible clock domain partitioning | Independent PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) allow optimized peripheral timing without CPU throttling |
Applications
| Industrial HMI Terminal | Smart Gateway Controller |
|---|---|
|
Use Scenario: Touch-based factory operator panel with LCD display, Ethernet backhaul, and local CAN bus connectivity to PLCs and sensors. IC Role / Device Role / Timing Role: Primary application processor managing GUI rendering (GLCDC+DRW2D), real-time CAN messaging, and secure OTA firmware updates via Ethernet. Use Value: Dual-bank flash enables zero-downtime field updates; 120-MHz CPU + 1-MB SRAM ensures smooth 60-Hz UI refresh with concurrent protocol stacks. |
Use Scenario: Edge node aggregating data from multiple field buses (CAN, RS485 via SCI), encrypting payloads, and forwarding via Ethernet or USB to cloud infrastructure. IC Role / Device Role / Timing Role: Central protocol translator and security enforcer-running TLS offload (TSIP), CAN-to-TCP bridging, and time-synchronized logging. Use Value: Integrated TSIP AES-128/192/256 accelerates encryption without CPU overhead; 3×CAN channels support multi-network isolation. |
| Networked Power Monitoring Unit | Embedded Vision Edge Node |
|
Use Scenario: DIN-rail mounted device measuring voltage/current harmonics, calculating power quality metrics, and reporting via Modbus TCP over Ethernet. IC Role / Device Role / Timing Role: Real-time measurement engine using dual 12-bit A/D units (21-channel unit for multi-phase sampling), FFT processing on FPU, and deterministic Ethernet response. Use Value: 0.48 µs per 12-bit A/D conversion enables >2 MS/s aggregate sampling; PCLKC-synchronized ADCLK guarantees jitter-free acquisition. |
Use Scenario: Compact vision system capturing CMOS camera frames via PDC, performing edge inference preprocessing, and displaying results on RGB LCD. IC Role / Device Role / Timing Role: Image pipeline controller-acquiring raw frames (PDC), accelerating pixel operations (DRW2D), and driving display (GLCDC) with minimal CPU load. Use Value: Parallel Data Capture Unit synchronizes to external HSYNC/VSYNC; DRW2D hardware blitting reduces frame buffer copy latency by >90% vs. software. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEHGFP#10 | Same RX66N group, identical 176-pin LFBGA package, but with 2-MB code flash and no dual-bank capability | Suitable for cost-sensitive designs where firmware update atomicity is not required and memory footprint is <2 MB | Select when flash density and dual-bank operation are non-critical; retains same peripheral set and timing performance |
| R5F566NEHGFP#10 | Same package and flash size (4 MB), but lacks Ethernet MAC, GLCDC, DRW2D, and SDHI peripherals | Targeted at motor control or general-purpose embedded control without display or network connectivity | Choose when Ethernet, graphics, and SD card interfaces are unnecessary-reduces BOM cost and simplifies layout |
Compared with R5F566NNHGFP#10, R5F566TEHGFP#10 trades dual-bank flash and 2-MB capacity reduction for lower cost, while R5F566NEHGFP#10 removes Ethernet, graphics, and SD interfaces entirely-making both alternatives viable only when those specific features are excluded from the system architecture.
Availability
R5F566NNHGFP#10 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway, and networked power monitoring applications requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for R5F566NNHGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66N Group-including R5F566NNHGFP#10-is designed for high-performance industrial applications demanding real-time determinism, functional safety compliance (IEC60730), rich connectivity, and integrated graphics acceleration.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566NNHGFP#10?
The R5F566NNHGFP#10 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's efficient instruction pipeline, zero-wait 4-MB flash access at full speed, and dual-issue capability for select operations-all confirmed in Renesas document R01DS0344EJ0120. The R5F566NNHGFP#10 sustains this throughput across real-world workloads involving Ethernet packet handling, CAN message scheduling, and DRW2D-accelerated graphics rendering.
Does the R5F566NNHGFP#10 support dual-bank flash operation, and how is it implemented?
Yes, the R5F566NNHGFP#10 supports dual-bank flash operation with two independent 2-MB banks within its 4-MB code flash array. This allows background programming of one bank while executing code from the other, followed by an atomic startup bank swap via the FENTRY register. The feature is hardware-enforced and requires no external memory-enabling safe, zero-downtime firmware updates critical for industrial gateways and HMI systems relying on the R5F566NNHGFP#10.
What peripheral interfaces does the R5F566NNHGFP#10 include for industrial networking?
The R5F566NNHGFP#10 integrates Ethernet MAC (10/100 Mbps, MII/RMII), three ISO11898-1-compliant CAN channels (32 mailboxes each), and a full-speed USB 2.0 host/function module. It also provides 13 serial channels (SCIj/i/h), three I²C interfaces (1 Mbps max), and QSPI for external flash. These interfaces enable robust industrial networking-such as CAN-to-Ethernet bridging, Modbus TCP gateways, or USB-based configuration tools-all supported natively by the R5F566NNHGFP#10 without external transceivers or bridge ICs.
How does the R5F566NNHGFP#10 support functional safety standards like IEC60730?
The R5F566NNHGFP#10 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, frequency measurement circuitry, CRC accelerator (CRC-A), independent watchdog timer (IWDT) with windowing, register write protection, and A/D converter self-diagnostic. These are documented in the R01DS0344EJ0120 datasheet and validated in Renesas' safety manual. When combined with appropriate software libraries, the R5F566NNHGFP#10 enables certified safety functions in heating, ventilation, and motor control applications.
What is the package type and pin count of the R5F566NNHGFP#10, and what I/O capabilities does it offer?
The R5F566NNHGFP#10 uses a 176-pin LFBGA package (PLQP0176KB-C), measuring 24 × 24 mm with 0.5-mm pitch. It provides 136 general-purpose I/O pins, including 19 with 5-V tolerance, programmable pull-up resistors on all I/Os, and open-drain output capability. The pinout supports high-speed interfaces such as RMII Ethernet, QSPI, SDHI, and parallel LCD, and is fully detailed in the "Pin Assignments" section of the R5F566NNHGFP#10 datasheet (R01DS0344EJ0120).
R5F566NNHGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNHGFP#10 FAQ
1.How can I place an order for R5F566NNHGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNHGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNHGFP#10 reliable?
The price and inventory of R5F566NNHGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNHGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566NNHGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNHGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNHGFP#10?
R5F566NNHGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNHGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNHGFP#10?
For technical support, including R5F566NNHGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNHGFP#10 requirements.
6.How does Aetrix verify that R5F566NNHGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566NNHGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNHGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566NNHGFP#10?
All R5F566NNHGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNHGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNHGFP#10 part is unused and in its original packaging.
Return procedure for R5F566NNHGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNHGFP#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
