My Inquiry
My Account
Renesas R5F566NNHGLK#20
- Part No.:
- R5F566NNHGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F566NNHGLK#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:401
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566NNHGLK#20 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX66N Group, featuring 2 MB flash memory, 384 KB SRAM, and support for Ethernet MAC, USB 2.0 FS/HS, CAN FD, and 12-bit ADC with 32 channels - deployed in industrial HMIs, PLCs, and networked motor control systems.
For engineers reviewing the R5F566NNHGLK#20 datasheet, R5F566NNHGLK#20 pinout, R5F566NNHGLK#20 application, or R5F566NNHGLK#20 equivalent, key selection criteria include its 224-pin LFBGA package, 120 MHz max CPU frequency, integrated security IP (TRNG, AES-128/256, SHA-256), and dual-bank flash for safe firmware updates.
Technical Context
The R5F566NNHGLK#20 implements the RXv3 CPU core with 1.65 DMIPS/MHz performance and supports supervisor/user mode separation, MPU-based memory protection, and hardware floating-point units (single- and double-precision). It integrates a 4-channel DMAC with scatter-gather capability and a 16-channel event link controller for deterministic peripheral coordination.
Its system architecture includes a multi-layer AXI/AHB bus matrix, independent instruction/data caches (32 KB each), and configurable clock tree with PLL, sub-clock oscillator, and fractional divider - enabling precise timing control for real-time industrial communication stacks including EtherCAT slave and TSN endpoint implementations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core @ up to 120 MHz; enables deterministic real-time task scheduling with <1 µs interrupt latency |
| Memory | 2 MB on-chip flash (dual-bank, 128-bit wide) + 384 KB SRAM; supports background flash programming and secure boot verification |
| Peripherals | Ethernet MAC (10/100 Mbps), USB 2.0 HS/FS, 2× CAN FD, 12-bit ADC (32 ch, 0.9 µs conversion), 16-bit PWM (8 ch) |
| Security | Hardware TRNG, AES-128/256, SHA-256, memory encryption engine, and tamper detection circuitry per IEC 62443-3-3 |
| Package | 224-pin LFBGA (13 mm × 13 mm, 0.8 mm pitch); qualified for industrial temperature range (–40°C to +85°C) |
| Clock Sources | On-chip PLL (×1–×32), sub-clock oscillator (32.768 kHz), and external crystal input (1–20 MHz); enables low-jitter timing for servo control loops |
Pinout & Package
224-pin LFBGA (13 mm × 13 mm, 0.8 mm pitch) with exposed thermal pad; RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core & I/O power supply / ground | Dual 3.3 V domains (VCCP/VCCIO) with separate decoupling; supports mixed-voltage I/O (1.8 V/3.3 V tolerant) |
| CLK, EXTAL, XTAL | Main clock input/output | Accepts 1–20 MHz crystal or external clock; enables precise timing for Ethernet PHY synchronization and PWM carrier generation |
| ETH_MDC, ETH_MDIO | IEEE 802.3 management interface | Direct connection to Ethernet PHY for register configuration and link status monitoring without software overhead |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 host/device interface | Full-speed (12 Mbps) and high-speed (480 Mbps) operation with integrated transceivers; no external PHY required |
| CANFD0_TX, CANFD0_RX | CAN FD data channel | Supports bit rates up to 5 Mbps with flexible data length (up to 64 bytes); enables high-bandwidth diagnostics in automotive-grade industrial networks |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with SWAP function | Enables zero-downtime firmware updates via bank switching - critical for unattended industrial gateways |
| Hardware crypto accelerator | Offloads AES-128/256, SHA-256, and RSA signature verification; reduces secure boot time by >80% vs. software-only implementation |
| Integrated Ethernet MAC with DMA | Supports IEEE 1588 PTP timestamping and VLAN tagging; eliminates need for external switch IC in edge node designs |
| Event Link Controller (ELC) | Configurable hardware-triggered peripheral chaining (e.g., ADC → DMA → PWM update); removes CPU polling and improves jitter consistency |
| MPU with 16 regions | Enforces memory access permissions across RTOS tasks; prevents stack overflow corruption and unauthorized peripheral access |
Applications
| Industrial HMI | Programmable Logic Controller (PLC) |
|---|---|
Use Scenario: Touch-enabled operator interface with real-time alarm logging and web-based configuration. IC Role / Device Role / Timing Role: Main application processor executing Linux-based UI framework and managing Ethernet/USB connectivity. Use Value: Dual-bank flash enables seamless OTA updates without interrupting HMI responsiveness; integrated Ethernet MAC reduces BOM count by eliminating external PHY. | Use Scenario: Modular I/O controller handling analog/digital signal acquisition, motion control, and fieldbus communication. IC Role / Device Role / Timing Role: Central deterministic execution unit coordinating cyclic I/O scans and CAN FD fieldbus messaging. Use Value: ELC-driven peripheral synchronization ensures sub-microsecond timing alignment between ADC sampling and PWM output - essential for closed-loop servo control. |
| Networked Motor Drive | Smart Energy Gateway |
Use Scenario: Compact inverter module with embedded safety monitoring, torque control, and EtherCAT slave functionality. IC Role / Device Role / Timing Role: Real-time motion controller interfacing with gate drivers, current sensors, and industrial Ethernet. Use Value: Hardware FPU and 120 MHz CPU deliver 100 µs current loop execution - meeting SIL-2 functional safety timing requirements. | Use Scenario: DIN-rail mounted gateway aggregating smart meter data over RS-485, LoRaWAN, and cellular backhaul. IC Role / Device Role / Timing Role: Secure data concentrator performing TLS 1.2 encryption, protocol translation, and local policy enforcement. Use Value: On-chip AES-256 and TRNG enable end-to-end encrypted data transmission without external security co-processor - reducing latency and bill-of-materials cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEHGLK#20 | Same RX66N Group, identical pinout and peripherals, but with 1 MB flash and 256 KB SRAM | Suitable for cost-sensitive applications with smaller firmware footprint and reduced data buffering needs | Select when full 2 MB flash is not required and BOM cost optimization is prioritized |
| R5F566TJHGLK#20 | Same package and core, but adds 16 KB data flash (DFLASH) for parameter storage and removes one CAN FD channel | Better suited for applications requiring persistent non-volatile configuration storage without dual CAN FD redundancy | Choose when field-updatable calibration tables or device-specific settings are needed, and second CAN FD is unused |
Compared with R5F566NNHGLK#20, the R5F566TEHGLK#20 offers lower memory capacity at reduced cost, while the R5F566TJHGLK#20 trades one CAN FD interface for dedicated data flash - making each variant optimal for distinct industrial subsystem requirements without PCB redesign.
Availability
R5F566NNHGLK#20 is available at Aetrix Electronics and suitable for industrial HMIs, networked motor drives, and smart energy gateways requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F566NNHGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX66N Group - to which R5F566NNHGLK#20 belongs - was designed specifically for real-time industrial automation applications demanding high integration, functional safety compliance (IEC 61508 SIL-2), and secure connectivity.
FAQ
What is the maximum operating frequency of the R5F566NNHGLK#20?
The R5F566NNHGLK#20 operates at a maximum CPU frequency of 120 MHz using its on-chip PLL with external crystal or clock input. This frequency is fully supported across the industrial temperature range (–40°C to +85°C) and enables deterministic execution of real-time control algorithms, such as servo position loops and EtherCAT distributed clocks, with sub-microsecond jitter.
Does the R5F566NNHGLK#20 support secure boot and cryptographic acceleration?
Yes, the R5F566NNHGLK#20 includes hardware-based security features: a true random number generator (TRNG), AES-128/256 encryption/decryption engines, SHA-256 hash accelerator, and memory encryption unit. These enable certified secure boot (aligned with IEC 62443-3-3) and offload cryptographic operations - significantly reducing latency for TLS handshakes and firmware signature verification in the R5F566NNHGLK#20.
What package type and pin count does the R5F566NNHGLK#20 use?
The R5F566NNHGLK#20 uses a 224-pin LFBGA package measuring 13 mm × 13 mm with 0.8 mm pitch and an exposed thermal pad. This package is specified for industrial temperature operation and matches pin assignments documented in the RX66N Group User's Manual: Hardware (Rev.1.20), ensuring compatibility with existing RX66N reference designs and layout footprints.
Can the R5F566NNHGLK#20 operate as an EtherCAT slave controller?
Yes, the R5F566NNHGLK#20 supports EtherCAT slave functionality through its integrated Ethernet MAC with IEEE 1588 precision timestamping, dual-port RAM access, and hardware-assisted process data exchange. When combined with Renesas' official EtherCAT slave stack and reference firmware, the R5F566NNHGLK#20 meets ETG.1000.5 conformance requirements for standard slave devices in industrial motion networks.
What development tools are officially supported for the R5F566NNHGLK#20?
Renesas provides full toolchain support for the R5F566NNHGLK#20, including e2 studio IDE, CS+ compiler, and the RX66N Group Starter Kit (RTK0EG0020S01000BJ). Debugging is enabled via JTAG/SWD interfaces, and production programming uses Renesas Flash Programmer (RFP) with compatible PG-FP6 or E2 emulator hardware - all validated for use with the R5F566NNHGLK#20.
R5F566NNHGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566NNHGLK#20 FAQ
1.How can I place an order for R5F566NNHGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566NNHGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566NNHGLK#20 reliable?
The price and inventory of R5F566NNHGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566NNHGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F566NNHGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566NNHGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566NNHGLK#20?
R5F566NNHGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566NNHGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566NNHGLK#20?
For technical support, including R5F566NNHGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566NNHGLK#20 requirements.
6.How does Aetrix verify that R5F566NNHGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F566NNHGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566NNHGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F566NNHGLK#20?
All R5F566NNHGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566NNHGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566NNHGLK#20 part is unused and in its original packaging.
Return procedure for R5F566NNHGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566NNHGLK#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
