Renesas R5F566TAEGFM#30
- Part No.:
- R5F566TAEGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F566TAEGFM#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TAEGFM#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 1 MB code flash, 128 KB SRAM, 32 KB data flash, integrated 3-phase/5-phase PWM timers (GPTW/MTU3), 12-bit A/D converter with simultaneous sampling across three units, and on-chip TSIP-Lite encryption. It supports IEC60730 Class B compliance and targets real-time closed-loop motor drive systems.
For engineers reviewing the R5F566TAEGFM#30 datasheet, R5F566TAEGFM#30 pinout, R5F566TAEGFM#30 application, or R5F566TAEGFM#30 equivalent, key selection criteria include 160-MHz deterministic timing for field-oriented control (FOC), hardware-accelerated 3-phase complementary PWM with programmable dead time, simultaneous 12-bit ADC sampling across 30 channels, integrated CAN 2.0B interface, and support for functional safety diagnostics including oscillation-stop detection and RAM ECC.
Technical Context
The R5F566TAEGFM#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and 111-instruction set including DSP extensions. Its clock system integrates PLL, HOCO (16–20 MHz), LOCO (240 kHz), and main oscillator (8–24 MHz) with independent domain clocks - ICLK (up to 160 MHz), PCLKA (120 MHz), PCLKB/C/D (60–160 MHz) - enabling precise peripheral timing isolation.
Motor control is enabled by tightly coupled peripherals: ten 32-bit GPTW channels supporting single-/3-/5-phase complementary PWM with 195-ps HRPWM resolution; nine 16-bit MTU3d channels with automatic dead-time insertion and phase-counting mode; and ELC-driven event chaining that triggers ADC conversions, PWM updates, and comparator actions without CPU intervention - critical for sub-microsecond loop timing in inverters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU, 111 instructions |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase cycles), 16 KB ECC SRAM |
| PWM Capability | 10× GPTW (32-bit, 160 MHz), 9× MTU3d (16-bit), 4× HRPWM (195 ps min resolution), 3-/5-phase complementary modes |
| Analog Peripherals | 3× 12-bit S12ADH ADC (30 ch total, simultaneous sampling), 6× CMPC analog comparators, 2× 12-bit D/A, PGA (6 ch) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI (async/sync/SmartCard/SPI/I²C), 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 support (oscillation stop detection, CRC, RAM test, register write protection), TSIP-Lite AES-128/256, TRNG, Trusted Memory (blocks 8–9) |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-grade), 2.7–5.5 V supply, 5-V tolerant I/O (4 pins) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 mm × 20 mm body, 0.5 mm lead pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Dedicated power domains for core (VCC), analog (AVCC0/1/2), USB (VCC_USB), and ground (AVSS0/1/2/VSS_USB); decoupling required per datasheet layout guidelines |
| XTAL/EXTAL | Main clock oscillator input/output | Connects to 8–24 MHz crystal; enables PLL reference for 160 MHz system clock; oscillation-stop detection supported |
| MTIOC0A–MTIOC9A | MTU3d timer I/O | Primary PWM output pins for 3-phase inverter legs; support complementary outputs with automatic dead-time insertion and fault shutdown via POE3B |
| GTIOCA0–GTIOCA9 | GPTW timer I/O | High-resolution PWM outputs with HRPWM overlay; configurable for single-/3-/5-phase modes; 195-ps timing adjustment enables precise gate drive skew compensation |
| ADTRG0–ADTRG2 | ADC conversion trigger | Hardware-synchronized start inputs for S12ADH units; linked to GPTW/MTU3 events via ELC for deterministic sampling at commutation points |
| CMPO0–CMPO5 | Comparator output | Direct fault signaling to POE3B/POEG for overcurrent/overvoltage shutdown; supports fast (<1 µs) hardware response without CPU involvement |
| CAN_TX/CAN_RX | CAN bus interface | Differential transceiver pins compliant with ISO 11898-1; internal termination and slew-rate control; 32-mailbox FIFO reduces software overhead in multi-node drives |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver with on-chip pull-ups; supports host/function/OTG; 2 KB on-chip buffer eliminates external RAM requirement for firmware updates |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event sources enable hardware-triggered, CPU-free sequencing of ADC sampling, PWM update, and comparator action - essential for <1 µs control loop jitter |
| Simultaneous 12-bit ADC Sampling | Three independent S12ADH units sample up to 30 channels concurrently with synchronized start; enables real-time current/voltage/temperature acquisition for FOC algorithms |
| Hardware Dead-Time Insertion | MTU3d and GPTW generate non-overlapping gate drive signals with programmable dead time (1–255 ns steps); prevents shoot-through in IGBT/MOSFET half-bridges |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with key management, TRNG, and secure boot support - meets IEC60730 Annex H requirements for firmware integrity verification |
| IEC60730 Safety Functions | On-chip CAC (clock accuracy check), DOC (RAM test assist), CRCA (CRC generator), oscillation-stop detection, and register write protection - certified for Class B compliance without external components |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
|
Use Scenario: Closed-loop vector control of 3-phase PMSM/IM motors in HVAC compressors, washing machine drums, and refrigerator fans. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, generation of space-vector PWM, synchronous sampling of phase currents and DC-link voltage, and CAN-based status reporting. Use Value: 160 MHz deterministic timing ensures <5 µs current-loop execution; simultaneous 3-unit ADC sampling captures all three phase currents within one PWM period; HRPWM fine-tunes gate delays to minimize torque ripple. |
Use Scenario: Variable-speed inverter control in premium washing machines and air conditioners requiring low-noise operation and energy certification. IC Role / Device Role / Timing Role: Coordinating motor speed, temperature monitoring, user interface, and communication with main controller via CAN or USB. Use Value: Integrated 12-bit D/A provides precise reference voltage for analog comparators used in overtemperature protection; TSIP-Lite secures firmware updates; 5-V tolerant I/O interfaces directly with legacy appliance sensors. |
| Industrial PLC I/O Modules | EV Onboard Chargers (OBC) |
|
Use Scenario: High-density digital/analog I/O expansion modules with local motion control for distributed automation systems. IC Role / Device Role / Timing Role: Managing isolated analog inputs (current/voltage), driving high-side/low-side switches, executing local PID loops, and communicating via CANopen. Use Value: 110 GPIOs with 5-V tolerance simplify interface to industrial sensors; 32 KB data flash stores calibration coefficients and device configuration; ELC links analog watchdog triggers to immediate PWM shutdown. |
Use Scenario: Digital control unit in single-phase or three-phase AC/DC converters for electric vehicle onboard chargers. IC Role / Device Role / Timing Role: Regulating power factor correction (PFC) stage, controlling LLC resonant converter, monitoring battery voltage/current, and enforcing safety interlocks. Use Value: Dual 12-bit D/A outputs serve as precision references for voltage/current feedback loops; temperature sensor + S12ADH unit 2 provide on-die thermal monitoring; CAN interface reports charging status to vehicle ECU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEAGFM#30 | Same RX66T family, identical 144-pin LFQFP package, but with 512 KB code flash and 64 KB SRAM (vs. 1 MB/128 KB) | Targeted at cost-sensitive motor control where reduced memory footprint suffices; lacks capacity for complex safety stacks or dual-bank OTA updates | Select when application firmware size is <400 KB and ECC SRAM is not required for ASIL-B decomposition |
| R5F565NEHDFP#30 | RX65N-series MCU, 100-pin LQFP, 2 MB flash, 512 KB SRAM, no HRPWM or MTU3d; uses RXv2 core (120 MHz max) | Broad general-purpose industrial MCU with Ethernet MAC and larger memory; lacks dedicated motor control peripherals like 3-phase PWM or simultaneous ADC | Choose for gateway or supervisory roles requiring network connectivity, not for real-time inverter control loops |
Compared with R5F566TEAGFM#30, the R5F566TAEGFM#30 delivers higher memory bandwidth and deterministic timing for complex FOC + safety stacks; versus R5F565NEHDFP#30, it trades general-purpose scalability for hardware-optimized motor control throughput and sub-microsecond peripheral latency.
Availability
R5F566TAEGFM#30 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, PLC I/O modules, and EV onboard charger designs requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature range (–40°C to +105°C).
Supply support for R5F566TAEGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX66T Group - including the R5F566TAEGFM#30 - was designed specifically for high-performance motor control in industrial inverters and appliances, integrating hardware-accelerated PWM, simultaneous ADC, and IEC60730 safety features into a single chip.
FAQ
What is the maximum operating frequency and core architecture of the R5F566TAEGFM#30?
The R5F566TAEGFM#30 operates at a maximum frequency of 160 MHz using the 32-bit RXv3 CPU core. It delivers 928 CoreMark performance and includes a single-precision IEEE 754 floating-point unit, 111-instruction set with DSP extensions, and barrel shifter. The core supports little-endian or big-endian data arrangement and executes most instructions in a single cycle at full speed.
Does the R5F566TAEGFM#30 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TAEGFM#30 includes multiple hardware features required for IEC60730 Class B compliance: oscillation-stop detection for main clock, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), RAM test-assisting function via DOC, independent watchdog timer (IWDTa), and register write protection. These eliminate the need for external components to meet self-test and fault-detection requirements.
How many ADC channels does the R5F566TAEGFM#30 support, and can they sample simultaneously?
The R5F566TAEGFM#30 integrates three 12-bit S12ADH ADC units totaling 30 input channels: Unit 0 (8 channels), Unit 1 (8 channels), and Unit 2 (14 channels). All three units support hardware-synchronized simultaneous sampling triggered by GPTW or MTU3 events via the Event Link Controller (ELC), enabling concurrent acquisition of phase currents and DC-link voltage in motor control applications.
What PWM capabilities does the R5F566TAEGFM#30 offer for 3-phase inverter control?
The R5F566TAEGFM#30 provides dedicated motor control PWM resources: ten 32-bit GPTW channels and nine 16-bit MTU3d channels, both supporting 3-phase complementary PWM with automatic dead-time insertion. It also includes four-channel High-Resolution PWM (HRPWM) with 195-ps minimum timing resolution - allowing precise gate-drive skew compensation to reduce electromagnetic interference and torque ripple in inverter stages.
Is the R5F566TAEGFM#30 pin-compatible with other RX66T group MCUs in the same package?
Yes, the R5F566TAEGFM#30 uses the 144-pin LFQFP (PLQP0144KA-B) package and shares identical pinout with other RX66T devices in that package variant, including R5F566TEAGFM#30 and R5F566NEHDFP#30. This allows direct substitution within the same footprint when memory or peripheral requirements change, provided firmware is reconfigured for differences in flash size, SRAM, or feature enablement.
R5F566TAEGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 15x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TAEGFM#30 FAQ
1.How can I place an order for R5F566TAEGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TAEGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TAEGFM#30 reliable?
The price and inventory of R5F566TAEGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TAEGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F566TAEGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TAEGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TAEGFM#30?
R5F566TAEGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TAEGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TAEGFM#30?
For technical support, including R5F566TAEGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TAEGFM#30 requirements.
6.How does Aetrix verify that R5F566TAEGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TAEGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TAEGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F566TAEGFM#30?
All R5F566TAEGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TAEGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TAEGFM#30 part is unused and in its original packaging.
Return procedure for R5F566TAEGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TAEGFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

