Renesas R5F566TAEGFN#30
- Part No.:
- R5F566TAEGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F566TAEGFN#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:357
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TAEGFN#30 from Renesas is a 32-bit RXv3 core microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM timers - deployed in HVAC compressors, servo drives, and EV traction inverters.
For engineers reviewing the R5F566TAEGFN#30 datasheet, R5F566TAEGFN#30 pinout, R5F566TAEGFN#30 application, or R5F566TAEGFN#30 equivalent, key selection considerations include its 144-pin LFQFP package, 160-MHz GPTW/MTU3 timer subsystem with 195-ps HRPWM resolution, IEC60730-compliant safety features (CAC, CRCA, IWDT, RAM test assist), and dual 12-bit A/D converters supporting simultaneous sampling across 30 channels.
Technical Context
The R5F566TAEGFN#30 implements the RXv3 CPU core with single-precision FPU, IEEE 754-compliant floating-point arithmetic, and 111-instruction set including DSP extensions. Its clock system supports PLL multiplication using 8–24 MHz external crystals or internal 16–20 MHz HOCO, delivering synchronized ICLK (160 MHz), PCLKA (120 MHz), PCLKB/C/D (up to 160/60 MHz), and BCLK (40 MHz) domains.
Peripheral integration centers on deterministic real-time control: 10-channel 32-bit GPTW with dead-time generation and ELC-triggered A/D start, 9-channel 16-bit MTU3d for 3-phase inverter timing, 6-channel analog comparator with programmable gain amplifier inputs, and TSIP-Lite encryption engine supporting AES-128/256 in GCM/CBC modes for secure firmware updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, single-cycle instruction execution |
| Memory | 1 MB code flash (no wait states ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase cycles) |
| PWM Timing | 10-channel GPTW + 9-channel MTU3d + 4-channel HRPWM (195 ps min resolution at 160 MHz) |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 units, simultaneous sampling), 2×12-bit DAC, 6×CMPC comparators, PGA support |
| Safety & Security | IEC60730 compliance suite: CAC clock accuracy monitor, CRCA CRC calculator, IWDT with window function, DOC-assisted RAM test |
| Package & Temp | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-grade) |
| Power Supply | Single 2.7–5.5 V VCC supply; AVCC0/1/2 = 3.0–5.5 V; USB VCC_USB = 3.0–3.6 V when active |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated power pins per functional domain (I/O, analog, USB, core); 5-V-tolerant I/Os reduce level-shifting needs |
| XTAL/EXTAL | Main clock oscillator interface | Connects to 8–24 MHz crystal; enables PLL reference for 160 MHz system clock generation |
| MTIOC0A–MTIOC9B | MTU3d waveform I/O | Direct drive of 3-phase inverter gate drivers; supports complementary PWM with auto-dead-time insertion |
| GTIOCA0–GTIOCB3 | GPTW high-resolution PWM output | HRPWM-capable outputs enabling precise timing control of SiC/GaN FETs with 195 ps edge placement |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept ELC-synchronized start signals from timers for deterministic sampling aligned to PWM zero-crossings |
| USB_VBUS, USB_DP/DN | USB 2.0 Full-Speed interface | Integrated transceiver supports host/function/OTG; no external pull-ups required; self-powered/bus-powered selectable |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event sources enable hardware-triggered peripheral chaining (e.g., GPTW overflow → A/D start → DMAC transfer) without CPU intervention |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units (8+8+14 channels) allow concurrent voltage/current sensing across motor phases with sub-µs inter-channel skew |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with true RNG and key protection prevents firmware cloning and enables secure OTA updates in industrial gateways |
| IEC60730 Safety Support | On-chip CAC measures clock deviation, CRCA validates memory integrity, IWDT provides fail-safe reset, and DOC assists RAM BIST - reducing external safety IC count |
| High-Resolution PWM (HRPWM) | 4-channel extension of GPTW outputs achieves 195 ps minimum timing resolution at 160 MHz, enabling <1 ns dead-time control for wide-bandgap devices |
Applications
| Industrial Motor Drives | EV Onboard Chargers |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/IM motors in HVAC compressors and pump systems. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronous PWM generation with dead-time compensation, and simultaneous current/voltage sampling via three ADC units. Use Value: Enables >98% inverter efficiency through 195-ps HRPWM edge placement and deterministic ELC-triggered sampling aligned to PWM center points. |
Use Scenario: Digital control of AC-DC and DC-DC stages in bidirectional OBCs for Level 2 charging. IC Role / Device Role / Timing Role: Dual-loop regulation (voltage/current), isolated gate driving via GPTW/MTU3, and safety-critical monitoring via CAC/CRCA/IWDT. Use Value: Meets ASIL-B-equivalent requirements via integrated IEC60730 functions and eliminates need for external watchdog or clock monitor ICs. |
| Servo Drive Controllers | Industrial PLC I/O Modules |
|
Use Scenario: High-bandwidth position/velocity control in robotic joint actuators with multi-axis coordination. IC Role / Device Role / Timing Role: Execution of PID/PIDFF control loops, generation of synchronized multi-phase PWM waveforms, and real-time encoder interface via MTU3 phase-counting mode. Use Value: Achieves <1 µs jitter in PWM output timing and sub-microsecond interrupt latency for 20 kHz current loop bandwidth. |
Use Scenario: Analog input conditioning and digital I/O management in modular PLC backplanes with distributed safety logic. IC Role / Device Role / Timing Role: Simultaneous 30-channel analog acquisition, isolated digital I/O control, and encrypted firmware update handling via TSIP-Lite. Use Value: Reduces BOM by integrating precision ADC, DAC, comparator, and crypto engine - eliminating discrete signal chain components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEAGFN#30 | Same RX66T family, identical 144-pin LFQFP package and 160 MHz operation, but with 512 KB code flash and 64 KB SRAM instead of 1 MB/128 KB | Targeted at cost-sensitive motor control designs where reduced memory footprint suffices for basic FOC implementation | Select when application firmware size is <400 KB and RAM usage remains under 50 KB; retains full peripheral compatibility |
| R7FA6M2AF3CFP#AA0 | RX671-based 120 MHz MCU in 100-pin LQFP; includes CAN FD, higher USB throughput, but lacks HRPWM and only 64 KB SRAM | Better suited for gateway/control-layer functions requiring CAN FD connectivity and enhanced security, not high-precision PWM timing | Choose for hybrid systems needing CAN FD communication and secure boot, but avoid where 195-ps PWM resolution or simultaneous 30-channel ADC is mandatory |
Compared with R5F566TAEGFN#30, the R5F566TEAGFN#30 offers identical timing/peripheral capability at lower memory cost, while the R7FA6M2AF3CFP#AA0 trades PWM precision for CAN FD and security enhancements - making R5F566TAEGFN#30 uniquely optimal for high-fidelity inverter control where sub-nanosecond timing determinism is non-negotiable.
Availability
R5F566TAEGFN#30 is available at Aetrix Electronics and suitable for industrial motor drives, EV onboard chargers, and servo controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience (–40°C to +105°C).
Supply support for R5F566TAEGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX66T Group - including R5F566TAEGFN#30 - was designed specifically for high-performance motor control, featuring tightly integrated PWM timers, simultaneous sampling ADCs, and IEC60730 safety accelerators to replace discrete timing and monitoring circuits in inverters.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TAEGFN#30?
The R5F566TAEGFN#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects real-world execution speed of the RXv3 CPU core with its 111-instruction set, single-cycle execution capability, and integrated 32-bit multiplier/divider - critical for fast FOC loop computation in motor control applications.
Does the R5F566TAEGFN#30 support simultaneous sampling across all 30 ADC channels?
No - the R5F566TAEGFN#30 supports simultaneous sampling only within each of its three independent 12-bit S12ADH units: Unit 0 (8 channels), Unit 1 (8 channels), and Unit 2 (14 channels). While all 30 channels can be scanned in coordinated sequence, true simultaneous sampling is limited to the 8+8 channel pairs across Units 0 and 1, with Unit 2 operating independently.
What safety certifications or functional safety features does the R5F566TAEGFN#30 include?
The R5F566TAEGFN#30 includes hardware-accelerated IEC60730 Class B compliance features: Clock Accuracy Measurement Circuit (CAC), CRC Calculator (CRCA), Independent Watchdog Timer (IWDT) with window function, Data Operation Circuit (DOC) for RAM testing, and register write protection. These eliminate need for external safety monitors in industrial inverter designs.
Can the R5F566TAEGFN#30 generate 5-phase complementary PWM waveforms?
Yes - the R5F566TAEGFN#30's 32-bit GPTW timer supports 5-phase complementary PWM mode using two output channels, enabling direct control of 5-phase stepper or BLDC motors. This mode provides non-overlapping outputs with programmable dead time and synchronized start/stop across all phases via ELC triggering.
What is the resolution and timing precision of the High-Resolution PWM (HRPWM) in the R5F566TAEGFN#30?
The R5F566TAEGFN#30 delivers 195 ps minimum timing resolution on its 4-channel HRPWM subsystem, which extends the GPTW timer outputs. This precision is achieved at 160 MHz operation and enables sub-nanosecond dead-time control - essential for minimizing shoot-through in SiC/GaN-based inverter stages.
R5F566TAEGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 19x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TAEGFN#30 FAQ
1.How can I place an order for R5F566TAEGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TAEGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TAEGFN#30 reliable?
The price and inventory of R5F566TAEGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TAEGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F566TAEGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TAEGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TAEGFN#30?
R5F566TAEGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TAEGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TAEGFN#30?
For technical support, including R5F566TAEGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TAEGFN#30 requirements.
6.How does Aetrix verify that R5F566TAEGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TAEGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TAEGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F566TAEGFN#30?
All R5F566TAEGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TAEGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TAEGFN#30 part is unused and in its original packaging.
Return procedure for R5F566TAEGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TAEGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

