Renesas R5F566TAEGFP#10
- Part No.:
- R5F566TAEGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TAEGFP#10.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TAEGFP#10 from Renesas is a 32-bit RXv3 core microcontroller optimized for industrial motor control, featuring 160 MHz operation, 1 MB code flash, 128 KB SRAM, 32 KB data flash with 100,000 write cycles, and integrated high-resolution PWM (195 ps minimum resolution) for precise inverter gate timing. It supports IEC60730 safety compliance and operates across –40°C to +105°C.
For engineers reviewing the R5F566TAEGFP#10 datasheet, R5F566TAEGFP#10 pinout, R5F566TAEGFP#10 application, or R5F566TAEGFP#10 equivalent, key selection considerations include its 144-pin LFQFP package, dual 12-bit ADC units with PGA support, 3-phase/5-phase complementary PWM capability, USB 2.0 FS host/function interface, and TSIP-Lite encryption engine for secure firmware updates.
Technical Context
The R5F566TAEGFP#10 implements the RXv3 CPU core with single-cycle instruction execution at up to 160 MHz and IEEE 754-compliant single-precision FPU. Its clock system integrates PLL, HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated oscillator, enabling independent peripheral clock domains (PCLKA up to 120 MHz, PCLKC up to 160 MHz).
Motor control functionality is anchored by 10-channel 32-bit GPTW timers supporting single-/3-/5-phase complementary PWM with programmable dead time, 4-channel HRPWM with 195 ps timing resolution, and ELC-driven event chaining that enables autonomous peripheral coordination without CPU intervention during sleep modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max - delivers 928 CoreMark; supports IEEE 754 FPU for real-time motor vector calculations. |
| Memory | 1 MB code flash (no wait states ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase/write cycles) - enables robust field firmware updates and runtime parameter storage. |
| PWM Capability | 10-channel GPTW + 4-channel HRPWM - achieves 195 ps minimum edge timing resolution for sub-nanosecond gate drive synchronization in SiC/GaN inverters. |
| Analog Peripherals | Three 12-bit ADC units (30 total channels), 6-channel comparator, 2-channel 12-bit DAC - supports simultaneous sampling of current/voltage feedback with pseudo-differential PGA inputs. |
| Communication | USB 2.0 FS host/function, CAN 2.0B (32 mailboxes), 7x SCI, RIIC, RSPI - provides full-speed device programming, real-time bus monitoring, and multi-protocol fieldbus connectivity. |
| Safety & Security | IEC60730 self-test suite, TSIP-Lite AES-128/256, CAC clock accuracy monitor, MPU, TM, DOC - meets Class B functional safety requirements and protects firmware integrity. |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C operating range - suitable for high-density industrial PCB layouts and extended-temperature motor drive environments. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC (2.7–5.5 V) for digital logic; AVCC0/1/2 (3.0–5.5 V) for analog subsystems - enables noise-isolated mixed-signal operation. |
| XTAL/EXTAL | Main clock oscillator input/output | Accepts 8–24 MHz crystal - provides stable PLL reference for deterministic timing in safety-critical motor loops. |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver with on-chip termination - eliminates external resistors; supports host, function, and OTG roles without external PHY. |
| MTIOC0A–MTIOC9B | MTU3d timer I/O pins | Support 3-phase complementary PWM output with automatic dead-time insertion - directly drives gate drivers in 3-phase inverter topologies. |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Synchronize sampling to PWM zero-crossing or hardware events - ensures precise current sensing aligned with switching periods. |
| GTIOCA0–GTIOCB3 | GPTW waveform output pins | 10-channel high-speed PWM outputs with POE3B/POEG control - enable short-circuit protection and safe shutdown during fault conditions. |
Key Features
| Feature | Design Value |
|---|---|
| High-resolution PWM | 4-channel HRPWM with 195 ps minimum timing resolution - enables precise dead-time compensation and phase alignment for SiC/GaN gate drivers. |
| Event Link Controller (ELC) | 188 internal event signals routed without CPU involvement - allows autonomous ADC sampling triggered by PWM edges and comparator faults during deep software standby. |
| Programmable Gain Amplifier | 6-channel PGA with pseudo-differential input - supports direct shunt-resistor current sensing with 12-bit ADC, eliminating external op-amps in compact motor drives. |
| Trusted Secure IP Lite | AES-128/256 encryption, true RNG, key protection - secures over-the-air firmware updates and prevents cloning of proprietary motor control algorithms. |
| IEC60730 Safety Support | Oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), register write protection - reduces certification effort for Class B appliance and industrial equipment. |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/BLDC motors in HVAC compressors and washing machine drum drives. IC Role / Device Role / Timing Role: Real-time PWM generation, current/voltage sensing via simultaneous ADC sampling, and safety monitoring via IEC60730 self-tests. Use Value: 195 ps HRPWM resolution enables <1 ns dead-time tuning to minimize shoot-through losses in 650 V SiC inverters. | Use Scenario: Variable-speed compressor control in refrigerators with adaptive defrost and energy optimization. IC Role / Device Role / Timing Role: Sensorless FOC execution using GPTW timers and S12ADH ADCs, USB-based field calibration, and TSIP-Lite-secured firmware updates. Use Value: Integrated USB 2.0 FS eliminates need for external debug probes during production line calibration and service diagnostics. |
| Industrial PLC I/O Modules | EV Onboard Chargers (OBC) |
Use Scenario: High-density digital I/O expansion with analog monitoring in modular PLC backplanes. IC Role / Device Role / Timing Role: GPIO management (110 pins, 5-V tolerant), CAN bus communication, and temperature sensing via on-chip sensor + S12ADH. Use Value: 144-pin LFQFP provides maximum I/O count in standard footprint while maintaining –40°C to +105°C operation for cabinet-mounted controllers. | Use Scenario: Digital control unit in 3.3 kW AC/DC OBCs with bidirectional power flow and grid synchronization. IC Role / Device Role / Timing Role: Grid voltage/current sampling, PWM modulation for interleaved LLC resonant converters, and CAN communication with vehicle battery management system. Use Value: Dual 12-bit ADC units with PGA allow simultaneous measurement of primary and secondary side currents with 12-bit precision at 1 MSps aggregate rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEAGFP#10 | Same RX66T family, identical 144-pin LFQFP package, but with 512 KB code flash and 64 KB SRAM instead of 1 MB/128 KB. | Targeted at cost-sensitive motor control where firmware size and RAM usage are constrained; lacks capacity for complex field-oriented control + communication stacks. | Select when BOM cost reduction is prioritized over future firmware scalability and advanced safety logging buffers. |
| R7FA6M2AF3CFP#AA0 | RX671-based, same 144-pin LFQFP, 1 MB flash, 256 KB SRAM, but no HRPWM and only 2-channel 12-bit ADC (no PGA). | General-purpose industrial MCU with enhanced security (TrustZone), lower PWM precision (1 ns min), and reduced analog integration - better for HMI + control fusion than pure motor drive. | Select when application requires Arm TrustZone isolation and larger SRAM for RTOS tasks, accepting trade-off in PWM timing fidelity and analog front-end capability. |
Compared with R5F566TAEGFP#10, R5F566TEAGFP#10 offers reduced memory at lower cost for simpler motor algorithms, while R7FA6M2AF3CFP#AA0 trades HRPWM and PGA for Arm-based security and larger SRAM - making R5F566TAEGFP#10 optimal for high-fidelity SiC/GaN inverter control where nanosecond-level PWM timing and integrated current sensing are critical.
Availability
R5F566TAEGFP#10 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, PLC I/O modules, and EV onboard chargers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F566TAEGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66T Group is designed specifically for high-performance motor control applications, integrating precision PWM, safety-certified peripherals, and real-time processing to replace discrete analog/motor control IC combinations in industrial and appliance systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TAEGFP#10?
The R5F566TAEGFP#10 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark. This performance stems from its RXv3 CPU core with single-cycle instruction execution, on-chip 32-bit multiplier/divider, and optional 8-KB ROM cache. The R5F566TAEGFP#10 maintains deterministic timing at full speed, making it suitable for real-time motor control loops where cycle-accurate execution is mandatory.
Does the R5F566TAEGFP#10 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TAEGFP#10 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, RAM test assist via DOC, CRC calculator (CRCA), clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT), and register write protection. These are implemented in silicon and documented in the R01DS0315EJ0130 datasheet. The R5F566TAEGFP#10 enables certified implementations without external components, reducing validation effort for industrial and appliance safety certification.
What analog peripherals are integrated into the R5F566TAEGFP#10 for motor current sensing?
The R5F566TAEGFP#10 integrates three 12-bit ADC units (S12ADH) totaling 30 channels, six analog comparators (CMPC), two 12-bit DACs, and a programmable gain amplifier (PGA) with pseudo-differential input across six channels. Units 0 and 1 each include three sample-and-hold circuits, enabling simultaneous current sampling across multiple shunt resistors. The R5F566TAEGFP#10 supports direct connection of low-side shunt amplifiers, eliminating external signal conditioning in compact inverter designs.
Can the R5F566TAEGFP#10 generate 3-phase complementary PWM waveforms with automatic dead-time insertion?
Yes, the R5F566TAEGFP#10 supports 3-phase complementary PWM through its MTU3d module (9 channels) and GPTW timers (10 channels). MTU3d provides hardware dead-time insertion, non-overlapping waveform generation, and synchronous PWM updates - all configurable without CPU overhead. The R5F566TAEGFP#10 also includes POE3B circuitry to force PWM outputs into high-impedance state during fault conditions, ensuring safe inverter shutdown.
What package type and pin count does the R5F566TAEGFP#10 use?
The R5F566TAEGFP#10 uses a 144-pin Low-profile Quad Flat Package (LFQFP) with PLQP0144KA-B designation: 20 × 20 mm body, 0.5 mm pitch, and exposed thermal pad. It provides 110 general-purpose I/O pins, including 4 with 5-V tolerance, 110 pull-up resistors, and 110 open-drain outputs. This package balances high I/O density with thermal performance for motor control applications operating up to +105°C.
R5F566TAEGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TAEGFP#10 FAQ
1.How can I place an order for R5F566TAEGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TAEGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TAEGFP#10 reliable?
The price and inventory of R5F566TAEGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TAEGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566TAEGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TAEGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TAEGFP#10?
R5F566TAEGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TAEGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TAEGFP#10?
For technical support, including R5F566TAEGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TAEGFP#10 requirements.
6.How does Aetrix verify that R5F566TAEGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566TAEGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TAEGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566TAEGFP#10?
All R5F566TAEGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TAEGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TAEGFP#10 part is unused and in its original packaging.
Return procedure for R5F566TAEGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TAEGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

