My Inquiry
My Account
Renesas R5F566TEADFH#10
- Part No.:
- R5F566TEADFH#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F566TEADFH#10.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 112LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:480
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEADFH#10 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 2 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), Ethernet MAC + PHY, and integrated CAN, USB 2.0 FS, SDHI, QSPI, and GLCDC - designed for industrial HMI, networked gateway, and real-time control applications requiring deterministic timing and functional safety support.
For engineers reviewing the R5F566TEADFH#10 datasheet, R5F566TEADFH#10 pinout, R5F566TEADFH#10 application, or R5F566TEADFH#10 equivalent, this page delivers verified specifications, package mapping to PLQP0176KB-C (176-pin LQFP, 24 × 24 mm, 0.5-mm pitch), confirmed peripheral integration (e.g., dual 12-bit ADC units, 4-channel GPTW, 3-channel CAN), IEC60730-ready features, and validated alternative options for migration or second-sourcing.
Technical Context
The R5F566TEADFH#10 implements the RXv3 CPU core with 698 CoreMark at 120 MHz, double-precision FPU, MPU, and collective register bank save - enabling deterministic real-time execution and secure context switching. It integrates dual-bank flash for safe firmware updates and background programming/erasing of both code and 32 KB data flash.
Its clock system combines external crystal (8–24 MHz) and internal PLLs, with independent domain clocks (ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz) enabling precise peripheral timing - critical for Ethernet MAC, SDHI, and synchronized PWM generation via GPTW and MTU3a.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 698 CoreMark - enables high-throughput deterministic control loops and floating-point math without external coprocessor. |
| Memory | 2 MB code flash (dual-bank), 1 MB SRAM (no wait states), 32 KB ECC RAM - supports robust firmware updates, large buffer handling, and fault-tolerant data storage. |
| Analog Peripherals | Dual 12-bit S12AD (8 + 21 channels), 2× 12-bit D/A, on-die temperature sensor - provides multi-sensor acquisition and analog feedback in single-chip industrial sensing. |
| Connectivity | Ethernet MAC + PHY (10/100 Mbps), 3× CAN (ISO11898-1), USB 2.0 FS host/function, SDHI (25 MB/s), QSPI - enables embedded gateway functionality with wired fieldbus and storage interfaces. |
| Graphics & Timing | GLCDC + DRW2D engine, 4× GPTW (32-bit PWM), 9× MTU3a channels - supports HMI rendering, motor control with dead-time compensation, and time-critical event synchronization. |
| Functional Safety | IEC60730-compliant features: oscillation-stop detection, CRC accelerator, IWDT with window function, A/D self-diagnostic, register write protection - reduces certification effort for Class B appliances. |
Pinout & Package
Package: PLQP0176KB-C - 176-pin LQFP, 24 × 24 mm, 0.5-mm pitch, RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V operation; separate analog domains enable noise-isolated ADC reference and stable RTC backup path. |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal for precise timing; paired with PLL for 120 MHz system clock and jitter-controlled peripheral clocks. |
| ETH_MDC / ETH_MDIO / ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet physical layer interface | Integrated MII/RMII pins eliminate external PHY for basic 10/100 Mbps connectivity; direct connection to magnetics required. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | On-chip transceiver eliminates external USB PHY; supports host, device, and OTG modes with 2 KB integrated buffer. |
| SD0_CLK / SD0_CMD / SD0_DAT[3:0] | SD host interface signals | Direct 4-bit SD bus interface supporting high-speed mode (25 MB/s); includes built-in CRC7/CRC16 and card detection logic. |
| QSPI_IO0–IO3 / QSPI_CLK / QSPI_CS | Quad SPI flash interface | Enables fast XIP or firmware loading from serial NOR flash; supports single/dual/quad I/O modes with programmable clock phase/polarity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware update with zero downtime: one bank executes while the other is reprogrammed, then bank swap occurs on reset. |
| Event Link Controller (ELC) | Hardware interconnect for 123 internal events - eliminates CPU overhead for timer-triggered ADC sampling, PWM sync, or GPIO state changes. |
| GLCDC + DRW2D graphics pipeline | Hardware-accelerated 2D drawing (lines, circles, bit blit) and layered LCD composition - offloads GUI rendering from CPU in HMI designs. |
| IEC60730 safety peripherals | Integrated CRC accelerator, IWDT with configurable window, A/D self-test, and register lock bits - satisfies Class B diagnostic coverage requirements. |
| Multi-domain clocking | Independent ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), ADCLK (60 MHz) domains - allows optimal power/performance trade-offs per subsystem. |
Applications
| Industrial HMI Gateway | Smart Building Controller |
|---|---|
|
Use Scenario: Standalone panel PC controlling HVAC, lighting, and access systems via Modbus TCP over Ethernet and local CAN bus. IC Role / Device Role / Timing Role: Central application processor running RTOS, managing Ethernet/SDHI/QSPI for cloud sync, CAN for field devices, and GLCDC for 4.3″ TFT display. Use Value: Integrated Ethernet PHY + SDHI eliminates external PHY and SD controller ICs; DRW2D accelerates UI redraw at 60 fps without frame buffer memory expansion. |
Use Scenario: DIN-rail mounted building automation node collecting sensor data (temp/humidity/CO₂) and actuating relays via isolated outputs. IC Role / Device Role / Timing Role: Real-time sensor fusion hub using dual S12AD units, TPUa for PWM fan control, and IWDT for fail-safe watchdog supervision. Use Value: On-chip 32 KB ECC RAM ensures integrity of configuration and log data; IEC60730 diagnostics reduce validation burden for UL/EN60730 certification. |
| Networked Motor Drive Interface | Secure IoT Edge Node |
|
Use Scenario: Field-oriented control (FOC) interface between PLC and 3-phase inverter, communicating via EtherCAT slave or CANopen. IC Role / Device Role / Timing Role: Timing-critical PWM generator (GPTW + MTU3a) with dead-time insertion, synchronized ADC sampling, and CAN message routing. Use Value: Hardware ELC links MTU3a compare-match to S12AD trigger - achieves <1 µs jitter in current-sense sampling aligned to PWM edges. |
Use Scenario: Secure edge node aggregating BLE sensor data, encrypting payloads with AES-256, and transmitting via Ethernet to cloud platform. IC Role / Device Role / Timing Role: Trusted Secure IP (TSIP) co-processor handles key management and AES encryption; USB/SDHI enables secure firmware updates. Use Value: TSIP hardware acceleration achieves 12.5 MB/s AES throughput with constant-time execution - prevents side-channel leakage during OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66N core, identical peripherals, but in PLQP0144KA-B (144-pin LQFP, 20 × 20 mm) - 25 fewer I/O pins, no PDC or GLCDC support. | Suitable for compact gateways without camera or LCD; lacks parallel data capture and graphic-LCD controller. | Select when board space is constrained and graphics/HMI not required - same software stack, reduced pin count. |
| R5F566TEADFH#V0 | Identical package and pinout (PLQP0176KB-C), but rated for –40°C to +105°C (G-version) vs. –40°C to +85°C (D-version). | Required for under-hood automotive or high-temp industrial enclosures where ambient exceeds 85°C. | Choose for extended temperature operation - drop-in replacement with identical electrical specs and layout. |
Compared with R5F566TEADFH#10, the R5F566TEADFP#30 sacrifices I/O count and graphics capability for smaller footprint, while R5F566TEADFH#V0 extends thermal range without altering functionality - enabling design reuse across commercial and extended-temperature variants.
Availability
R5F566TEADFH#10 is available at Aetrix Electronics and suitable for industrial HMI, smart building controllers, networked motor drives, and secure IoT edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F566TEADFH#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66N Group - including R5F566TEADFH#10 - was designed for high-performance industrial automation, featuring integrated Ethernet, CAN, graphics, and functional safety peripherals to replace multi-chip control architectures.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEADFH#10?
The R5F566TEADFH#10 operates at a maximum frequency of 120 MHz and achieves 698 CoreMark in benchmark testing. This performance stems from its RXv3 CPU core with dual-issue capability, 32-bit multiplier/divider, and barrel shifter - delivering deterministic real-time execution for industrial control tasks without requiring external acceleration.
Does the R5F566TEADFH#10 include an integrated Ethernet PHY?
Yes, the R5F566TEADFH#10 integrates a full Ethernet MAC and PHY compliant with IEEE 802.3u (10/100 Mbps), supporting both MII and RMII interfaces. This eliminates the need for an external PHY chip in basic Ethernet implementations, reducing BOM cost and PCB area while maintaining compatibility with standard magnetics and PHY drivers.
What flash and RAM configurations are available on the R5F566TEADFH#10?
The R5F566TEADFH#10 includes 2 MB of on-chip code flash memory with dual-bank architecture and 1 MB of SRAM (512 KB main + 512 KB expansion), plus 32 KB of ECC-protected RAM and 8 KB of standby RAM. These resources support complex RTOS-based applications, firmware updates with zero downtime, and reliable data logging in harsh environments.
Which communication interfaces does the R5F566TEADFH#10 support for industrial fieldbus connectivity?
The R5F566TEADFH#10 supports three ISO11898-1-compliant CAN channels (32 mailboxes each), eight SCI channels (with UART, SPI, I²C, and LIN modes), three RSPI channels, and one QSPI channel. This enables simultaneous connectivity to CAN-based motor drives, legacy RS-485 devices via SCI, and high-speed serial flash via QSPI - all within a single chip.
Is the R5F566TEADFH#10 qualified for functional safety standards like IEC60730?
Yes, the R5F566TEADFH#10 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, CRC accelerator (CRCA), independent watchdog timer (IWDT) with window function, A/D converter self-diagnostic, and register write protection. These are documented in Renesas Application Note R01AN3929EU0100 and supported by certified safety libraries.
R5F566TEADFH#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX66T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 84
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEADFH#10 FAQ
1.How can I place an order for R5F566TEADFH#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEADFH#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEADFH#10 reliable?
The price and inventory of R5F566TEADFH#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEADFH#10 is usually 5 days.
3.What payment methods are accepted for R5F566TEADFH#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEADFH#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEADFH#10?
R5F566TEADFH#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEADFH#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEADFH#10?
For technical support, including R5F566TEADFH#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEADFH#10 requirements.
6.How does Aetrix verify that R5F566TEADFH#10 is sourced from the original manufacturer or authorized distributors?
All R5F566TEADFH#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEADFH#10 meets industry standards.
7.What is the process for return or replacement of R5F566TEADFH#10?
All R5F566TEADFH#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEADFH#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEADFH#10 part is unused and in its original packaging.
Return procedure for R5F566TEADFH#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEADFH#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
