Renesas R5F566TEAGFN#30
- Part No.:
- R5F566TEAGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F566TEAGFN#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:357
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEAGFN#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 1 MB code flash, 128 KB SRAM, 32 KB data flash, integrated 3-phase/5-phase PWM timers (GPTW/MTU3), 12-bit A/D converter with simultaneous sampling across three units (30 channels), and on-chip TSIP-Lite encryption. It supports real-time IEC60730-compliant safety functions including oscillation-stop detection, RAM self-test, and CRC acceleration.
For engineers reviewing the R5F566TEAGFN#30 datasheet, R5F566TEAGFN#30 pinout, R5F566TEAGFN#30 application, or R5F566TEAGFN#30 equivalent, key selection considerations include its 144-pin LFQFP package with 110 GPIOs (4× 5-V tolerant), 195-ps HRPWM resolution, dual 12-bit DAC outputs usable as comparator references, and CAN 2.0B compliance - all critical for servo drive, HVAC blower, and industrial PMSM/BLDC motor control designs.
Technical Context
The R5F566TEAGFN#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and 111-instruction set including DSP extensions. Its clock system integrates PLL with selectable reference sources (8–24 MHz crystal or 16/18/20 MHz HOCO), enabling independent peripheral clock domains: ICLK up to 160 MHz, PCLKA up to 120 MHz (for GPTW/MTU3/HRPWM), and PCLKD up to 60 MHz (for S12ADH).
Motor control capability is anchored by three complementary timer subsystems: 10-channel 32-bit GPTW with synchronous start/stop and dead-time generation; 9-channel 16-bit MTU3d supporting 3-phase PWM with automatic dead-time compensation; and 4-channel HRPWM delivering 195-ps timing resolution for precise gate-drive edge placement - all coordinated via the Event Link Controller (ELC) to minimize CPU intervention during runtime.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max operation, 928 CoreMark score, single-cycle instruction execution |
| Memory | 1 MB code flash (no wait states ≤120 MHz), 128 KB SRAM (no wait), 32 KB reprogrammable data flash (100k cycles) |
| PWM Capability | 10× single-phase, 3× 3-phase, 2× 5-phase complementary PWM outputs; 4-channel HRPWM with 195-ps minimum resolution |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 units, simultaneous sampling), 2× 12-bit DAC, 6-channel CMPC, PGA with pseudo-differential input |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI (including FIFO-buffered SCI11), 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 Class B support (oscillation stop detection, RAM test assist, CAC, CRCA), TSIP-Lite AES-128/256, MPU, register write protection |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +85°C (D-grade), 2.7–5.5 V supply, 4× 5-V tolerant I/O pins |
Pinout & Package
Package: 144-pin Low-profile Quad Flat Package (LFQFP), 20 mm × 20 mm body, 0.5 mm lead pitch, exposed pad (PLQP0144KA-B). Compatible with standard reflow profiles and industrial PCB assembly processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Dual power domains: VCC (2.7–5.5 V core/analog), AVCC0/1/2 (3.0–5.5 V analog references), VSS_USB (isolated ground for USB transceiver) |
| XTAL/EXTAL | Main clock oscillator interface | Accepts 8–24 MHz crystal or external clock; feeds PLL for high-precision system timing and motor control synchronization |
| MTIOC0A–MTIOC9A | MTU3d waveform output | Drive 3-phase inverter legs with programmable dead time; support complementary PWM, phase counting, and A/D trigger generation |
| GTIOCA0–GTIOCA9 | GPTW waveform output | High-resolution PWM outputs with HRPWM overlay; enable sub-nanosecond edge placement for SiC/GaN gate drivers |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept hardware triggers from MTU3/GPTW/ELC to synchronize sampling with PWM switching edges for current reconstruction |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART communication for debug, parameter upload, or host MCU coordination in multi-axis systems |
| CANH/CANL | CAN bus differential pair | ISO 11898-1 compliant physical layer interface for distributed motor control networks and diagnostics |
| USB_VBUS/USB_DP/USB_DM | USB 2.0 Full-Speed interface | Self-powered or bus-powered OTG operation; integrated transceiver eliminates external PHY; 2 KB on-chip buffer |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event signals routed without CPU overhead - enables synchronized PWM, A/D, and comparator actions during sleep mode |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units sample up to 7 channels concurrently - essential for dual-shunt or DC-link current sensing in field-oriented control |
| Programmable Gain Amplifier (PGA) | 3-channel × 2 pseudo-differential amplifier with selectable gain (1–16×) - conditions low-level motor current signals before ADC conversion |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption, true random number generator, and secure key management - protects firmware updates and torque command integrity |
| IEC60730 Safety Support | Hardware-accelerated CRC (CRCA), clock accuracy measurement (CAC), oscillation-stop detection, and RAM test assist - reduces Class B certification effort |
Applications
| Industrial Servo Drives | HVAC Blower Systems |
|---|---|
|
Use Scenario: Closed-loop position/speed/torque control of PMSM or BLDC motors in CNC machines and robotics using field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time motor control MCU coordinating PWM generation, current/voltage sensing, encoder feedback, and CAN-based motion command distribution. Use Value: 195-ps HRPWM resolution enables precise dead-time control for SiC inverters; simultaneous 3-unit ADC sampling captures dual-shunt currents without phase skew. |
Use Scenario: Variable-speed fan control in commercial HVAC units requiring quiet operation, energy efficiency, and multi-zone coordination. IC Role / Device Role / Timing Role: Primary motor controller managing sensorless FOC, thermal monitoring, and communication with building management systems via CAN or USB. Use Value: Integrated 6-channel analog comparator and PGA allow direct motor winding fault detection; 128 KB SRAM buffers airflow algorithm data across multiple operating modes. |
| Industrial Pumps & Compressors | Electric Power Steering (EPS) |
|
Use Scenario: High-reliability pressure/flow regulation in industrial water pumps and air compressors with predictive maintenance telemetry. IC Role / Device Role / Timing Role: Safety-certified motor controller executing IEC60730 self-tests while delivering smooth torque ripple-free operation under load transients. Use Value: TSIP-Lite encrypts firmware updates over CAN; CAC and LVDA circuits validate clock and supply integrity during continuous duty cycles. |
Use Scenario: Torque-assist motor control in automotive EPS systems demanding ASIL-B functional safety and ultra-low latency response. IC Role / Device Role / Timing Role: Dual-core redundant-ready MCU performing real-time torque calculation, motor commutation, and CAN FD diagnostics with fail-safe shutdown. Use Value: 160 MHz GPTW timers generate synchronized PWM with <1 µs jitter; 16 KB ECC-protected RAM ensures integrity of critical control variables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFN#30 | Same RX66T core, identical peripherals, but in 100-pin LFQFP (PLQP0100KB-B); 69 GPIOs, no USB, reduced analog channel count (24 vs. 30 ADC) | Targeted at space-constrained, cost-sensitive inverter modules where USB debug and full ADC channel count are non-critical | Select when board layout area is limited and full 144-pin I/O count or USB OTG is unnecessary |
| R5F566TBAGFN#30 | Same 144-pin package and pinout, but with 512 KB code flash, 64 KB SRAM, and no PGA - otherwise identical timer/ADC/CAN/USB functionality | Suitable for mid-tier motor drives where firmware size and RAM requirements are lower, and precision current sensing via PGA is not required | Choose for cost-optimized production variants retaining identical hardware compatibility and motor control performance |
Compared with R5F566TEAGFN#30, the R5F566TEADFN#30 reduces package size and I/O count but sacrifices USB and full ADC capability, while the R5F566TBAGFN#30 maintains pin compatibility and motor control features at lower memory density - enabling scalable product families without PCB redesign.
Availability
R5F566TEAGFN#30 is available at Aetrix Electronics and suitable for industrial servo drives, HVAC blower systems, and electric power steering applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for safety-critical designs.
Supply support for R5F566TEAGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT markets.
The RX66T Group, including R5F566TEAGFN#30, was designed specifically for high-performance motor control in industrial inverters and servo systems - integrating precision PWM, simultaneous analog acquisition, and functional safety features into a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEAGFN#30?
The R5F566TEAGFN#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark in benchmark testing. This performance stems from the RXv3 CPU core's single-cycle instruction execution, 8-KB ROM cache (enabled by default), and optimized memory subsystem - enabling deterministic real-time response for motor control loops and safety monitoring tasks within the R5F566TEAGFN#30.
Does the R5F566TEAGFN#30 support simultaneous sampling across all 30 ADC channels?
No - the R5F566TEAGFN#30 supports simultaneous sampling only across up to 7 channels, distributed among its three independent 12-bit S12ADH units (Unit 0: 8 channels, Unit 1: 8 channels, Unit 2: 14 channels). Simultaneous sampling is implemented per unit, not across all 30 channels, and is used primarily for dual-shunt current reconstruction in FOC algorithms within the R5F566TEAGFN#30.
What PWM resolution does the R5F566TEAGFN#30 achieve with its HRPWM feature?
The R5F566TEAGFN#30 delivers a minimum PWM timing resolution of 195 ps using its 4-channel High-Resolution PWM (HRPWM) circuit, which overlays fine-grained edge control onto the base GPTW0–GPTW3 outputs. This resolution is achieved when operating at 160 MHz and enables precise dead-time adjustment for SiC/GaN gate drivers - a defining capability of the R5F566TEAGFN#30 in high-efficiency inverter designs.
Is the R5F566TEAGFN#30 qualified for automotive applications such as EPS?
The R5F566TEAGFN#30 is rated for –40°C to +85°C (D-grade) and includes IEC60730 Class B safety features, but it is not AEC-Q100 qualified. For Electric Power Steering (EPS), Renesas offers the pin-compatible R5F566TBAGFN#30 in G-grade (–40°C to +105°C) with identical motor control peripherals - making the R5F566TEAGFN#30 suitable for industrial applications, while automotive variants require explicit qualification confirmation.
What debugging interfaces are supported by the R5F566TEAGFN#30?
The R5F566TEAGFN#30 supports both JTAG and one-line FINE (Fast In-Circuit Emulator) debugging interfaces. JTAG enables full boundary-scan and multi-core debug access, while FINE reduces pin count requirements for production programming and field firmware updates - providing flexible development and service options for the R5F566TEAGFN#30 across industrial and embedded deployment scenarios.
R5F566TEAGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 19x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEAGFN#30 FAQ
1.How can I place an order for R5F566TEAGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEAGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEAGFN#30 reliable?
The price and inventory of R5F566TEAGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEAGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F566TEAGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEAGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEAGFN#30?
R5F566TEAGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEAGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEAGFN#30?
For technical support, including R5F566TEAGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEAGFN#30 requirements.
6.How does Aetrix verify that R5F566TEAGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TEAGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEAGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F566TEAGFN#30?
All R5F566TEAGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEAGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEAGFN#30 part is unused and in its original packaging.
Return procedure for R5F566TEAGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEAGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

