Renesas R5F566TEAGFP#30
- Part No.:
- R5F566TEAGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TEAGFP#30.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEAGFP#30 from Renesas is a 32-bit RXv3 core microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM generation with 195 ps timing resolution. It integrates dual 12-bit ADC units with simultaneous sampling across 30 channels, 6-channel analog comparators, 2-channel 12-bit DACs, CAN 2.0B, full-speed USB 2.0, and TSIP-Lite encryption for IEC 60730-compliant safety-critical systems.
For engineers reviewing the R5F566TEAGFP#30 datasheet, R5F566TEAGFP#30 pinout, R5F566TEAGFP#30 application, or R5F566TEAGFP#30 equivalent, key selection criteria include its 144-pin LFQFP package with 110 GPIOs (4 × 5-V tolerant), 160-MHz GPTW/MTU3 timer subsystem supporting single-/3-/5-phase PWM, HRPWM with sub-200-ps edge placement, and dedicated hardware for real-time motor control loop execution without CPU intervention.
Technical Context
The R5F566TEAGFP#30 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, 111-instruction set including DSP extensions, and little-endian (configurable) data alignment. Its clock system combines an 8–24 MHz external crystal oscillator with PLL multiplication and three independent on-chip oscillators (16/18/20 MHz HOCO, 240 kHz LOCO, 120 kHz IWDT clock), enabling precise peripheral clock domain partitioning: ICLK up to 160 MHz, PCLKA up to 120 MHz (GPTW/MTU3/HRPWM), PCLKB up to 60 MHz (ADC/DAC/SCI), and PCLKD dedicated to S12ADH at 60 MHz.
Real-time motor control is enabled by tightly coupled peripherals: ELC allows event-triggered module activation without CPU overhead; GPTW provides 10 × 32-bit PWM channels with synchronous start/stop and dead-time insertion; MTU3d delivers 9 × 16-bit timer channels with 3-phase complementary output and automatic dead-time compensation; and HRPWM refines GPTW0–GPTW3 outputs with 195 ps minimum resolution. All timers support A/D conversion triggering synchronized to PWM edges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with FPU, 160 MHz max - enables deterministic real-time motor control loops with floating-point math acceleration. |
| Memory | 1 MB code flash + 128 KB SRAM (no wait states) + 32 KB data flash - supports large firmware images and real-time data buffering without memory stalls. |
| PWM Capability | 10-channel 32-bit GPTW + 9-channel 16-bit MTU3d + 4-channel HRPWM (195 ps min resolution) - delivers precise multi-phase inverter gate drive with sub-nanosecond edge control. |
| Analog Subsystem | 30-channel 12-bit S12ADH ADC (3 units, simultaneous sampling), 6-channel CMPC, 2-channel R12DAb DAC - enables closed-loop current/voltage sensing and reference generation in motor drives. |
| Communication | CAN 2.0B (32 mailboxes), full-speed USB 2.0 (host/function/OTG), 7× SCI, 1× RIIC, 1× RSPI - supports fieldbus integration, PC-based commissioning, and sensor/actuator connectivity. |
| Safety & Security | IEC 60730-compliant features: oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), register write protection, TSIP-Lite AES-128/256 - meets Class B functional safety requirements. |
| Package & I/O | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), 110 GPIOs (4 × 5-V tolerant, open-drain, pull-up) - provides high pin count for complex motor control interfaces and industrial I/O expansion. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 mm × 20 mm body, 0.5 mm lead pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual 2.7–5.5 V core supply with separate analog domains (AVCC0/1/2) - ensures noise isolation for precision ADC/DAC operation. |
| XTAL/EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal - provides stable PLL reference for deterministic timing in motor control loops. |
| MTIOA0–MTIOB9 | MTU3 timer I/O pins | 9-channel complementary PWM output with programmable dead time - directly drives 3-phase inverter gate drivers with hardware-level fault response. |
| GTIOA0–GTIOB9 | GPTW timer I/O pins | 10-channel high-resolution PWM output with HRPWM refinement - enables advanced modulation schemes (e.g., SVM, overmodulation) with sub-200-ps edge placement. |
| AD00–AD29 | Analog input channels | 30 dedicated ADC inputs across three units - supports simultaneous current sensing (shunt/resolver), DC bus voltage, temperature, and auxiliary signals. |
| CMPO0–CMPO5 | Comparator output pins | 6 comparator outputs with digital filtering - provides fast overcurrent/overvoltage trip signals independent of CPU execution. |
| USB_DP/USB_DM | Full-speed USB differential pair | Integrated transceiver with 2 KB buffer - enables USB-based firmware updates and real-time debug without external PHY. |
| CAN_H/CAN_L | CAN bus differential interface | ISO 11898-1 compliant physical layer - supports distributed motor control networks and industrial fieldbus communication. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Links 188 internal events (e.g., GPTW compare match → S12ADH trigger) without CPU involvement - reduces interrupt latency and jitter in motor control timing. |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units sample up to 7 channels concurrently - captures instantaneous phase currents for vector control algorithms. |
| Programmable Gain Amplifier (PGA) | 3-channel × 2 pseudo-differential amplifier with selectable gain - conditions low-level shunt resistor signals before ADC conversion, improving dynamic range. |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with true random number generator and key protection - secures firmware updates and parameter storage against tampering. |
| Independent Watchdog Timer (IWDT) | Dedicated 120-kHz oscillator with windowed refresh - detects software hangs in safety-critical motor control firmware without relying on main clock stability. |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Variable-frequency drives for HVAC compressors, pumps, and fans requiring precise torque/speed regulation under load variation. IC Role / Device Role / Timing Role: Real-time motor control MCU executing field-oriented control (FOC) loops at ≥20 kHz, synchronizing PWM, ADC sampling, and fault handling via ELC. Use Value: 160 MHz GPTW/MTU3 timers with HRPWM enable <1 µs current-loop update times and <200 ps dead-time accuracy - minimizing switching losses and torque ripple. | Use Scenario: Inverter-based washing machine drum motors with direct-drive architecture and vibration suppression requirements. IC Role / Device Role / Timing Role: Main controller managing 3-phase PWM generation, hall/encoder interface, temperature monitoring, and user interface via USB/SCI. Use Value: Integrated 30-channel ADC with simultaneous sampling and PGA allows accurate multi-point current sensing and adaptive load balancing - reducing acoustic noise and mechanical wear. |
| Electric Vehicle Onboard Chargers | Industrial PLC Motion Control Modules |
Use Scenario: Bidirectional AC/DC converters in EV charging systems requiring grid synchronization, power factor correction, and battery management coordination. IC Role / Device Role / Timing Role: High-precision timing MCU generating interleaved PWM for multi-phase PFC stages and isolated DC/DC converters while managing CAN communication with BMS. Use Value: Dual CAN interfaces (32 mailboxes) and USB OTG support concurrent vehicle network diagnostics and firmware updates - meeting ISO 15118 and OCPP compliance requirements. | Use Scenario: Compact motion control modules for CNC machines and robotic arms requiring coordinated multi-axis positioning with nanosecond-level timing coordination. IC Role / Device Role / Timing Role: Deterministic real-time controller executing servo loop calculations, generating synchronized PWM for multiple axes, and interfacing with EtherCAT/PROFINET via external bridge ICs. Use Value: 110 GPIOs with 5-V tolerance and configurable drive strength simplify connection to industrial I/O standards (24 V logic, relay drivers, encoders) - eliminating level-shifter components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66T Group, 100-pin LFQFP (PLQP0100KB-B), 69–73 GPIOs, no USB interface, reduced ADC channel count (24 vs. 30). | Targeted at space-constrained inverters without USB commissioning needs; lacks full-speed USB and one ADC unit. | Select when board area is limited and USB functionality is unnecessary; verify pin compatibility for existing PCB layout. |
| R5F566TEBGFN#30 | Same RX66T Group, 112-pin LQFP (PLQP0112JA-B), 84 GPIOs, includes USB but omits PGA pseudo-differential amplifiers. | Suitable for motor drives requiring USB diagnostics but not ultra-low-noise current sensing; missing 3-channel PGA limits shunt-based sensing fidelity. | Choose when USB connectivity is required but high-precision analog front-end is less critical than compact footprint. |
Compared with R5F566TEAGFP#30, the R5F566TEADFP#30 sacrifices USB and ADC channels for smaller size, while R5F566TEBGFN#30 retains USB but removes PGA circuitry - making R5F566TEAGFP#30 the only variant offering full 30-channel simultaneous ADC, PGA, and USB in a 144-pin package for highest-fidelity motor control designs.
Availability
R5F566TEAGFP#30 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, electric vehicle onboard chargers, and PLC motion control modules requiring stable component supply across extended product lifecycles.
Supply support for R5F566TEAGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66T Group, including R5F566TEAGFP#30, was designed specifically for high-performance motor control applications requiring real-time PWM precision, integrated analog sensing, and functional safety compliance - targeting inverter-driven systems from appliances to industrial automation.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEAGFP#30?
The R5F566TEAGFP#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency with integrated FPU and optimized instruction pipeline - enabling rapid execution of motor control algorithms such as field-oriented control (FOC) and space-vector modulation (SVM) in real time. The R5F566TEAGFP#30 sustains this performance across its full operating temperature range (–40°C to +85°C).
Does the R5F566TEAGFP#30 support simultaneous sampling across all 30 ADC channels?
No, the R5F566TEAGFP#30 supports simultaneous sampling across up to 7 channels per group using its three independent S12ADH units (Unit 0: 8 channels, Unit 1: 8 channels, Unit 2: 14 channels), but not all 30 channels simultaneously. Units 0 and 1 each include three sample-and-hold circuits enabling true concurrent acquisition of up to 7 channels (e.g., three phase currents + DC bus + temperature + auxiliary). Unit 2 operates independently without sample-and-hold. The R5F566TEAGFP#30 uses ELC-triggered sequencing to coordinate sampling across units for deterministic timing.
What PWM resolution does the R5F566TEAGFP#30 achieve with its HRPWM feature?
The R5F566TEAGFP#30 achieves a minimum PWM edge placement resolution of 195 ps using its High-Resolution PWM (HRPWM) circuit, which refines outputs from GPTW0–GPTW3 channels. This resolution is realized at the maximum 160 MHz system clock and enables precise dead-time control, overmodulation, and harmonic suppression in high-efficiency inverter designs. The HRPWM operates independently of CPU load, ensuring deterministic timing critical for IEC 60730-compliant motor safety functions.
Which communication interfaces are integrated into the R5F566TEAGFP#30 for industrial networking?
The R5F566TEAGFP#30 integrates CAN 2.0B (1 channel, 32 mailboxes), full-speed USB 2.0 (host/function/OTG), seven Serial Communications Interfaces (SCIj/i/h), one I2C bus interface (RIICa, 400 kbps), and one Serial Peripheral Interface (RSPIc, 30 Mbps). These interfaces support industrial networking requirements including fieldbus connectivity (CAN), PC-based commissioning (USB), sensor/actuator communication (I2C/SCI), and high-speed peripheral bridging (RSPI). The R5F566TEAGFP#30 does not include Ethernet or industrial Ethernet variants (e.g., EtherCAT) on-die.
How does the R5F566TEAGFP#30 meet IEC 60730 Class B safety requirements?
The R5F566TEAGFP#30 meets IEC 60730 Class B requirements through integrated hardware safety features: oscillation-stop detection for main clock failure, independent watchdog timer (IWDT) with dedicated oscillator, RAM test-assisting function via Data Operation Circuit (DOC), CRC calculator (CRCA) for memory/data integrity, register write protection, and clock frequency accuracy measurement circuit (CAC). These features enable self-diagnostic routines without CPU dependency - a requirement for Class B compliance. The R5F566TEAGFP#30 also supports Trusted Memory (TM) to protect critical firmware blocks.
R5F566TEAGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEAGFP#30 FAQ
1.How can I place an order for R5F566TEAGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEAGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEAGFP#30 reliable?
The price and inventory of R5F566TEAGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEAGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F566TEAGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEAGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEAGFP#30?
R5F566TEAGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEAGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEAGFP#30?
For technical support, including R5F566TEAGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEAGFP#30 requirements.
6.How does Aetrix verify that R5F566TEAGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TEAGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEAGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F566TEAGFP#30?
All R5F566TEAGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEAGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEAGFP#30 part is unused and in its original packaging.
Return procedure for R5F566TEAGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEAGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

