Renesas R5F566TEEDFN#30
- Part No.:
- R5F566TEEDFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F566TEEDFN#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,878
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEEDFN#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial real-time applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM generation. It features dual 12-bit A/D converters with simultaneous sampling across 30 channels, 6-channel analog comparators, 2-channel 12-bit D/A converters, and hardware-accelerated AES-128/256 encryption via TSIP-Lite.
For engineers reviewing the R5F566TEEDFN#30 datasheet, R5F566TEEDFN#30 pinout, R5F566TEEDFN#30 application, or R5F566TEEDFN#30 equivalent, this MCU delivers deterministic timing for servo drives, inverters, and IEC 60730-compliant safety-critical systems - with confirmed support for USB 2.0 FS host/function, CAN 2.0B (32 mailboxes), and high-resolution PWM down to 195 ps edge placement resolution.
Technical Context
The R5F566TEEDFN#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and 4-Gbyte linear address space. Its clock system integrates PLL with selectable reference sources (8–24 MHz crystal or 16/18/20 MHz HOCO), enabling independent peripheral clock domains: PCLKA (up to 120 MHz for GPTW/MTU3), PCLKB (up to 60 MHz for SCI/RIIC), PCLKC (up to 160 MHz for timer reference clocks), and PCLKD (up to 60 MHz for S12ADH).
Real-time control is enabled by tightly coupled peripherals: 10-channel 32-bit GPTW timers with synchronous start/stop and dead-time insertion, 9-channel 16-bit MTU3d supporting 3-phase complementary PWM, 4-channel HRPWM achieving 195 ps minimum timing resolution, and ELC-driven event chaining that initiates module operations without CPU intervention - including A/D conversion triggers and PWM waveform updates during deep software standby.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max operation, 928 CoreMark, IEEE 754 FPU |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase cycles) |
| PWM Capability | 10-channel single-phase, 3-channel 3-phase, 2-channel 5-phase complementary PWM; 4-channel HRPWM @ 195 ps min resolution |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (simultaneous sampling across 3 units), 6-channel CMPC, 2-channel 12-bit R12DAb DAC |
| Communication | USB 2.0 FS host/function/OTG, CAN 2.0B (1 channel, 32 mailboxes), 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Security & Safety | TSIP-Lite AES-128/256, CRCA, CAC, LVDA voltage monitoring, register write protection, IEC 60730 self-test functions |
| Power & Temp | 2.7–5.5 V supply, –40°C to +105°C (G-version), four low-power modes including deep software standby |
Pinout & Package
Package: 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch, 110 general-purpose I/O pins (5-V tolerant on 4 pins, open-drain on all, large-current drive on 15 pins).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power domains (AVCC0/1/2, VCC_USB) enable noise-isolated motor control signal conditioning |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal for precise PLL reference; oscillation-stop detection enables fail-safe shutdown |
| MTIOC0A–MTIOC9B | MTU3d timer I/O | Configurable as complementary PWM outputs with automatic dead-time insertion for 3-phase inverter gate driving |
| GTIOCA0–GTIOCB3 | GPTW waveform output | High-resolution PWM outputs synchronized to PCLKC; HRPWM fine-tuning applies sub-cycle edge delay for torque ripple reduction |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept external or ELC-generated pulses to initiate simultaneous sampling across S12ADH units - critical for current/voltage vector acquisition |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports bus-powered or self-powered OTG operation without pull-up resistors |
| CAN_TX / CAN_RX | CAN 2.0B physical interface | Direct connection to ISO 11898-1 compliant transceiver; 32 mailbox FIFO enables robust fieldbus messaging in multi-axis motion control |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event signals routed without CPU overhead - e.g., MTU3 overflow directly triggers A/D conversion start or GPTW counter clear |
| Simultaneous Sampling ADC | S12ADH Units 0/1/2 acquire up to 7 concurrent analog inputs (e.g., 3-phase currents + DC bus + temperature) with <0.9 µs/channel conversion time |
| Hardware Encryption Engine | TSIP-Lite performs AES-GCM/CBC/ECB in <100 cycles per block; key management prevents unauthorized access to firmware or calibration data |
| Motor Control PWM Architecture | GPTW + MTU3d + HRPWM + POE3B provide coordinated 3-phase/5-phase waveforms with programmable dead time, fault-induced output disable, and synchronous update across all channels |
| IEC 60730 Compliance Support | On-chip CAC measures clock accuracy, DOC verifies RAM integrity, CMPC detects sensor disconnection, and IWDT provides independent watchdog supervision |
Applications
| Industrial Servo Drives | Automotive Electric Power Steering (EPS) |
|---|---|
Use Scenario: Closed-loop position/speed/torque control of PMSM/BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Real-time executor of FOC algorithms with deterministic 160 MHz interrupt latency; GPTW/MTU3d generate synchronized PWM for 6-step commutation and space-vector modulation. Use Value: Simultaneous 30-channel ADC sampling captures motor phase currents and voltages within one control cycle; HRPWM's 195 ps resolution minimizes torque ripple below 0.5% THD. | Use Scenario: High-reliability torque assist control in EPS systems requiring ASIL-B compliance. IC Role / Device Role / Timing Role: Safety-monitoring MCU running dual-core lockstep emulation (via software partitioning) with independent IWDT, CAC, and memory ECC for fault detection. Use Value: TSIP-Lite encrypts steering angle calibration data; LVDA monitors 5.5 V rail stability; ELC-triggered ADC sampling ensures <2 µs jitter in torque feedback loop. |
| Home Appliance Inverters | Industrial PLC I/O Modules |
Use Scenario: Variable-frequency control of compressor motors in HVAC and refrigeration systems. IC Role / Device Role / Timing Role: Primary controller managing inverter switching, thermal protection, and communication with main board via CAN or USB. Use Value: Integrated CAN interface enables daisy-chained multi-inverter coordination; 32 KB data flash stores motor profiles and lifetime energy logs with 100,000 erase endurance. | Use Scenario: Analog/digital I/O expansion module for distributed control in factory automation networks. IC Role / Device Role / Timing Role: Field-side signal conditioner interfacing with sensors/actuators, performing local preprocessing before forwarding to PLC CPU via USB or RSPI. Use Value: Programmable gain amplifiers condition low-level thermocouple or strain gauge signals; 12-bit DAC outputs calibrated reference voltages for analog output modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66T Group, 100-pin LFQFP (0.5 mm pitch), 69 I/O pins, no USB interface, reduced analog resources (24 ADC channels) | Targeted at space-constrained inverters where USB debug is unnecessary and CAN-only communication suffices | Select when board layout requires smaller footprint and USB functionality is omitted; verify pin compatibility for GPTW/MTU3 routing |
| R5F566TKEDFN#30 | Same 144-pin LFQFP package, but with 512 KB code flash, 64 KB SRAM, and identical peripheral set except reduced data flash (16 KB) | Cost-optimized variant for mid-tier servo drives where firmware size and runtime RAM requirements are lower | Choose for BOM cost reduction without sacrificing motor control timing precision or I/O count; retains full HRPWM and ELC capability |
Compared with R5F566TEEDFN#30, R5F566TEADFP#30 trades USB and 30-channel ADC for compactness, while R5F566TKEDFN#30 reduces memory capacity to lower unit cost - both retain the same 160 MHz RXv3 core, GPTW/MTU3d timer architecture, and HRPWM engine essential for high-fidelity motor control.
Availability
R5F566TEEDFN#30 is available at Aetrix Electronics and suitable for industrial servo drives, automotive EPS systems, and home appliance inverters requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for safety-critical designs.
Supply support for R5F566TEEDFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX66T Group is designed specifically for high-performance motor control and real-time industrial automation, integrating advanced PWM, simultaneous-sampling ADC, and functional safety features to replace discrete analog/motor control IC combinations.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEEDFN#30?
The R5F566TEEDFN#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency with single-cycle instruction execution, on-chip FPU, and optimized memory subsystem - enabling real-time execution of complex motor control algorithms such as field-oriented control (FOC) within strict timing budgets. The R5F566TEEDFN#30 sustains this performance across its full operating temperature range (–40°C to +105°C).
Does the R5F566TEEDFN#30 support simultaneous sampling across multiple ADC units?
Yes, the R5F566TEEDFN#30 supports simultaneous sampling across three independent 12-bit S12ADH units (Unit 0: 8 channels, Unit 1: 8 channels, Unit 2: 14 channels), totaling 30 analog inputs. Each unit includes dedicated sample-and-hold circuits, allowing concurrent acquisition of motor phase currents, DC bus voltage, and temperature - critical for accurate vector control. The R5F566TEEDFN#30 enables this via ELC-triggered start signals or hardware synchronization through MTU3/GPTW timers.
What PWM resolution does the R5F566TEEDFN#30 achieve with its HRPWM feature?
The R5F566TEEDFN#30 achieves a minimum PWM edge placement resolution of 195 ps using its 4-channel High-Resolution PWM (HRPWM) circuit, which refines the output of GPTW0–GPTW3 timers. This resolution is realized at 160 MHz system clock and enables sub-nanosecond timing control for reducing torque ripple and acoustic noise in high-speed motor applications. The R5F566TEEDFN#30 maintains this precision while supporting complementary PWM modes with programmable dead time and fault-induced output disable.
Is USB 2.0 Full-Speed functionality available on the R5F566TEEDFN#30?
Yes, the R5F566TEEDFN#30 integrates a USB 2.0 Full-Speed host/function/OTG module compliant with the USB 2.0 specification, supporting 12 Mbps transfer rates. It includes an on-chip transceiver and 2 KB of dedicated RAM for endpoint buffering, eliminating the need for external pull-up resistors. This allows the R5F566TEEDFN#30 to serve as a USB device for firmware updates or as a host for configuration tools - a capability confirmed in the official R01DS0315EJ0130 datasheet.
How does the R5F566TEEDFN#30 support IEC 60730 compliance for Class B safety applications?
The R5F566TEEDFN#30 includes multiple hardware features for IEC 60730 Class B compliance: oscillation-stop detection for main clock failure, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with window function, RAM test-assisting function via DOC, CRC calculator (CRCA), and register write protection. These allow the R5F566TEEDFN#30 to perform self-diagnostics on clock integrity, memory, and critical registers - fulfilling mandatory safety checks without external components.
R5F566TEEDFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX66T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 19x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEEDFN#30 FAQ
1.How can I place an order for R5F566TEEDFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEEDFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEEDFN#30 reliable?
The price and inventory of R5F566TEEDFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEEDFN#30 is usually 5 days.
3.What payment methods are accepted for R5F566TEEDFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEEDFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEEDFN#30?
R5F566TEEDFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEEDFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEEDFN#30?
For technical support, including R5F566TEEDFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEEDFN#30 requirements.
6.How does Aetrix verify that R5F566TEEDFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TEEDFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEEDFN#30 meets industry standards.
7.What is the process for return or replacement of R5F566TEEDFN#30?
All R5F566TEEDFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEEDFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEEDFN#30 part is unused and in its original packaging.
Return procedure for R5F566TEEDFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEEDFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

