Renesas R5F566TEEGFF#30
- Part No.:
- R5F566TEEGFF#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F566TEEGFF#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEEGFF#30 from Renesas is a 32-bit RXv3 microcontroller designed for high-performance motor control and industrial real-time applications. It operates at up to 160 MHz, integrates 1 MB code flash, 128 KB SRAM (no wait states), 32 KB data flash (100,000 write cycles), and features dual 12-bit ADC units with simultaneous sampling across 30 channels, 10-channel 32-bit GPTW timers with 3-phase complementary PWM, and 4-channel HRPWM with 195 ps timing resolution - deployed in servo drives and inverters requiring precise IEC60730-compliant timing and safety.
For engineers reviewing the R5F566TEEGFF#30 datasheet, R5F566TEEGFF#30 pinout, R5F566TEEGFF#30 application, or R5F566TEEGFF#30 equivalent, this page delivers verified specifications including 160 MHz CPU performance (928 CoreMark), on-chip FPU, USB 2.0 FS host/function/OTG, CAN 2.0B (32 mailboxes), and IEC60730 self-test functions - all confirmed for the PLQP0144KA-B 144-pin LFQFP package.
Technical Context
The R5F566TEEGFF#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant single-precision FPU, and 4-Gbyte linear address space. Its clock system supports PLL multiplication using 8–24 MHz external crystals or 16/18/20 MHz HOCO, delivering independent peripheral clocks: PCLKA up to 120 MHz (MTU3/GPTW/HRPWM), PCLKB up to 60 MHz (WDT/SCI/RIIC), and PCLKC up to 160 MHz (timer reference).
Real-time control is enabled by ELC-driven event linking (188 internal signals), simultaneous A/D conversion across three S12ADH units, and hardware-accelerated safety functions including CAC clock accuracy measurement, CRCA CRC generation (8/32-bit), DOC-assisted RAM testing, and TSIP-Lite AES-128/256 encryption with true random number generation - all supporting IEC60730 Class B compliance without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, single-cycle instruction execution |
| Memory | 1 MB code flash (no wait states ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase/write cycles) |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 units, simultaneous sampling), 2-channel 12-bit R12DAb DAC, 6-channel CMPC comparator |
| PWM & Timers | 10-channel 32-bit GPTW (3-phase/5-phase/single-phase complementary PWM), 4-channel HRPWM (195 ps min resolution at 160 MHz) |
| Communication | USB 2.0 FS host/function/OTG (1 port, 2 KB buffer), CAN 2.0B (1 channel, 32 mailboxes), RIIC (400 kbps), RSPI (30 Mbps), 7× SCI |
| Safety & Security | IEC60730 support: CAC, CRCA, DOC, oscillation-stop detection, register write protection, TSIP-Lite AES-128/256 + TRNG |
| Package & Environment | PLQP0144KA-B: 144-pin LFQFP, 20 × 20 mm, 0.5 mm pitch, –40°C to +105°C (G-grade) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (2.7–5.5 V), analog (3.0–5.5 V), USB (3.0–3.6 V) domains with separate pins; 110 general I/Os with 5-V tolerance on 4 pins |
| XTAL/EXTAL | Main clock oscillator interface | Accepts 8–24 MHz crystal; feeds PLL for 160 MHz system clock; supports oscillation-stop detection per IEC60730 |
| MD0–MD2 | Mode setting pins | Determine boot mode (single-chip, SCI/USB/FINE boot, user boot) and endian selection at reset release |
| RES# | Active-low reset input | Hardware reset trigger; initiates nine reset sources including POR, LVDA, IWDT underflow, and software reset |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver; no external pull-ups required; supports host/function/OTG modes with 2 KB on-chip buffer |
| TXDn/RXDn | SCI serial interface pins | Up to 7 SCI channels; configurable as UART, SPI, I²C, LIN, or smart-card; SCI11 includes 16-byte FIFO buffers |
| CTX0/CRX0 | CAN bus interface | CAN 2.0B compliant; 32 dedicated mailboxes; supports standard/extended frames; integrated termination resistors optional |
| GTIOA0–GTIOB9 | GPTW waveform output pins | 10 GPTW channels × 2 pins; support complementary PWM with programmable dead time; POE3B enables short-circuit fault shutdown |
Key Features
| Feature | Design Value |
|---|---|
| High-resolution PWM timing | HRPWM adds 195 ps fine timing control to GPTW0–GPTW3 outputs - enabling <1 ns dead-time precision in 3-phase inverter gate drivers |
| Simultaneous multi-unit ADC sampling | S12ADH Units 0/1/2 sample up to 30 channels concurrently with 0.9 µs/channel conversion at 60 MHz ADCLK - critical for vector-controlled motor phase current sensing |
| Event Link Controller (ELC) | 188 internal event signals routed without CPU overhead - e.g., MTU3 compare match directly triggers A/D conversion start or disables GPTW outputs on fault |
| IEC60730 safety acceleration | On-chip CAC measures clock accuracy, CRCA computes CRC on flash/data, DOC verifies RAM integrity, and register write protection prevents accidental overwrites |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with key management, TRNG, and secure key storage - protects firmware updates and encrypted communication in industrial networks |
Applications
| Industrial Servo Drives | Motor Inverters |
|---|---|
|
Use Scenario: Closed-loop position/speed/torque control of PMSM/BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via 160 MHz RXv3 core and hardware-accelerated PWM/ADC synchronization. Use Value: Simultaneous 30-channel ADC sampling and 10-channel GPTW enable precise current/voltage feedback capture within one PWM period - reducing torque ripple below 2%. |
Use Scenario: High-efficiency 3-phase AC-to-DC/DC-to-AC conversion in HVAC compressors and EV traction inverters. IC Role / Device Role / Timing Role: Gate driver timing controller with HRPWM-adjusted dead times and short-circuit fault response under 1 µs. Use Value: 195 ps HRPWM resolution allows dynamic dead-time tuning to compensate for IGBT/SiC switching delays - improving efficiency by up to 1.8% at 16 kHz switching. |
| Programmable Logic Controllers | Industrial USB-Capable HMIs |
|
Use Scenario: Deterministic cyclic I/O scanning and ladder logic execution in modular PLC backplanes. IC Role / Device Role / Timing Role: Deterministic real-time scheduler with ELC-linked timer-triggered ADC and CAN message transmission. Use Value: Four low-power modes (deep software standby, software standby) reduce idle power to 12 µA while maintaining CAN wake-up capability - extending battery life in remote I/O modules. |
Use Scenario: Human-machine interface with USB host for flash drive firmware updates and USB device mode for PC diagnostics. IC Role / Device Role / Timing Role: Dual-role USB 2.0 FS controller with integrated PHY and 2 KB buffer - eliminating external transceivers. Use Value: Single-chip USB host/device/OTG support reduces BOM count by 3 components and enables field-upgradable firmware without JTAG debuggers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66T Group, 100-pin LFQFP, 512 KB flash, 64 KB SRAM, no USB interface, 69 I/O pins | Targeted at cost-sensitive, space-constrained inverters without USB connectivity or full 144-pin I/O count | Select when USB and 110 I/Os are unnecessary and PCB area must be minimized (14 × 14 mm vs. 20 × 20 mm) |
| R5F566TKEDFP#30 | RX66T variant with 1 MB flash, 128 KB SRAM, 100-pin LFQFP, includes USB but lacks PGA pseudo-differential inputs | Used in servo drives requiring USB firmware update but not simultaneous high-precision analog sensor acquisition | Choose when USB is mandatory but simultaneous 3-unit ADC sampling and PGA amplification are not required |
Compared with R5F566TEEGFF#30, the R5F566TEADFP#30 reduces I/O count and removes USB to shrink footprint and cost, while the R5F566TKEDFP#30 retains USB and flash capacity in a smaller package but sacrifices PGA-enhanced analog front-end capability needed for direct current shunt sensing.
Availability
R5F566TEEGFF#30 is available at Aetrix Electronics and suitable for industrial servo drives, motor inverters, and programmable logic controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience (–40°C to +105°C).
Supply support for R5F566TEEGFF#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets - with over 40 years of embedded systems expertise.
The RX66T Group is engineered specifically for real-time motor control and industrial automation, integrating high-speed PWM, simultaneous multi-channel ADC, and IEC60730 safety accelerators into a single chip - targeting servo drives, inverters, and PLCs.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEEGFF#30?
The R5F566TEEGFF#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with single-cycle instruction execution, 8-KB ROM cache (optional), and zero-wait-state access to 128 KB SRAM - enabling deterministic real-time response in motor control loops. The R5F566TEEGFF#30 sustains this speed across its full temperature range (–40°C to +105°C).
Does the R5F566TEEGFF#30 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TEEGFF#30 includes hardware-accelerated IEC60730 Class B safety features: clock frequency accuracy measurement (CAC), CRC calculator (CRCA) for memory/data integrity, data operation circuit (DOC) for RAM testing, oscillation-stop detection, and register write protection. These functions operate autonomously without CPU intervention - allowing certified self-test routines to run during startup and runtime. The R5F566TEEGFF#30 documentation provides ready-to-use safety libraries aligned with IEC60730 Annex H.
What analog peripherals are integrated into the R5F566TEEGFF#30 for motor current sensing?
The R5F566TEEGFF#30 integrates three 12-bit S12ADH ADC units totaling 30 channels, with simultaneous sampling capability across all units - essential for capturing three-phase motor currents in a single cycle. It also includes six analog comparators (CMPC) and a programmable gain amplifier (PGA) with pseudo-differential inputs across six channels. These features allow direct shunt-based current sensing with noise rejection and offset cancellation - all coordinated via ELC-triggered sampling synchronized to GPTW PWM edges. The R5F566TEEGFF#30 supports this architecture natively without external signal conditioning.
Can the R5F566TEEGFF#30 operate in both USB host and device modes simultaneously?
No, the R5F566TEEGFF#30 supports USB 2.0 Full-Speed host, function (device), or OTG modes - but only one at a time. Its single-port USBb module dynamically switches roles under firmware control: for example, acting as a device during PC-connected diagnostics and switching to host mode for firmware updates from USB flash drives. The R5F566TEEGFF#30 includes an integrated transceiver and 2 KB on-chip buffer, eliminating external PHY components regardless of mode - simplifying design while maintaining full USB 2.0 compliance.
What is the HRPWM resolution and how is it applied in the R5F566TEEGFF#30?
The R5F566TEEGFF#30's High-Resolution PWM (HRPWM) achieves a minimum timing resolution of 195 ps when operating at 160 MHz - applied exclusively to GPTW0 through GPTW3 outputs. This enables sub-nanosecond dead-time adjustment between complementary PWM signals, critical for minimizing shoot-through in SiC/IGBT gate drivers. HRPWM operates as a fine-tuning overlay on top of the base GPTW counter, allowing dynamic dead-time compensation based on temperature or load - a capability confirmed in the R5F566TEEGFF#30's electrical characteristics table and timing diagrams.
R5F566TEEGFF#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX66T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 19x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEEGFF#30 FAQ
1.How can I place an order for R5F566TEEGFF#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEEGFF#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEEGFF#30 reliable?
The price and inventory of R5F566TEEGFF#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEEGFF#30 is usually 5 days.
3.What payment methods are accepted for R5F566TEEGFF#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEEGFF#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEEGFF#30?
R5F566TEEGFF#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEEGFF#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEEGFF#30?
For technical support, including R5F566TEEGFF#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEEGFF#30 requirements.
6.How does Aetrix verify that R5F566TEEGFF#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TEEGFF#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEEGFF#30 meets industry standards.
7.What is the process for return or replacement of R5F566TEEGFF#30?
All R5F566TEEGFF#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEEGFF#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEEGFF#30 part is unused and in its original packaging.
Return procedure for R5F566TEEGFF#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEEGFF#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

