Renesas R5F566TEEGFP#10
- Part No.:
- R5F566TEEGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TEEGFP#10.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEEGFP#10 from Renesas is a 32-bit RXv3 core MCU optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated high-resolution PWM (195 ps min. resolution) for precise 3-phase/5-phase inverter gate timing.
For engineers reviewing the R5F566TEEGFP#10 datasheet, R5F566TEEGFP#10 pinout, R5F566TEEGFP#10 application, or R5F566TEEGFP#10 equivalent, key selection criteria include its 144-pin LFQFP package with 110 GPIOs (4 × 5-V tolerant), dual 12-bit ADC units supporting simultaneous sampling across 30 channels, and integrated CAN 2.0B + full-speed USB 2.0 host/function interface for real-time motion control systems.
Technical Context
The R5F566TEEGFP#10 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, enabling deterministic floating-point execution in servo algorithms. Its clock system supports PLL multiplication of 8–24 MHz external crystals or internal 16–20 MHz HOCO, delivering synchronized PCLKA (up to 120 MHz) for GPTW/MTU3 timers and PCLKC (up to 160 MHz) for HRPWM reference timing.
Motor control is enabled by tightly coupled peripherals: 10-channel 32-bit GPTW with dead-time generation and synchronous start/stop, 9-channel 16-bit MTU3d for 3-phase complementary PWM, and HRPWM circuitry that refines GPTW0–GPTW3 output edges with 195 ps resolution-critical for minimizing switching losses in SiC/GaN inverters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with FPU; enables real-time field-oriented control (FOC) without external math coprocessor |
| Max Operating Frequency | 160 MHz; delivers 928 CoreMark for complex motion profiling and safety checks within tight cycle budgets |
| Code Flash | 1 Mbyte; supports dual-bank operation and background programming for seamless firmware updates |
| SRAM | 128 KB no-wait-state RAM + 16 KB ECC-protected RAM; ensures deterministic interrupt latency and data integrity |
| ADC System | Three 12-bit S12ADH units (30 total channels); enables simultaneous sampling across motor phase currents and DC-link voltage |
| PWM Resolution | 195 ps minimum edge placement (HRPWM); allows sub-nanosecond timing control for SiC gate drivers |
| Communication | CAN 2.0B (32 mailboxes) + USB 2.0 FS host/function + 7× SCI + RIIC + RSPI; supports multi-protocol industrial networking |
| Package | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch); provides 110 GPIOs including 4 × 5-V tolerant pins for legacy interface compatibility |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate analog/digital domains (AVCC0/1/2, VCC_USB) enable noise-isolated motor control power routing |
| XTAL/EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal; required for PLL-based 160 MHz system clock and IEC60730 clock accuracy monitoring |
| MTIOC0A–MTIOC9A | MTU3 timer I/O | Dedicated 3-phase PWM output pins with automatic dead-time insertion and fault protection via POE3B |
| GPTIO0A–GPTIO9A | GPTW timer I/O | High-resolution PWM outputs enhanced by HRPWM for ultra-precise edge positioning in inverter gate drive |
| ADTRG0–ADTRG2 | A/D conversion trigger | Synchronized start signals from GPTW/MTU3 ensure deterministic current sampling aligned with PWM center-aligned periods |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART for debug console or host communication; supports LIN protocol via SCI12 |
| USB_VBUS/USB_DP/USB_DM | USB 2.0 physical layer | Integrated transceiver eliminates external PHY; supports OTG for field firmware updates via USB stick |
| CRX/CAN_TX | CAN bus interface | Differential CANH/CANL pins compliant with ISO 11898-1; 32 mailbox FIFO enables robust multi-node motor coordination |
Key Features
| Feature | Design Value |
|---|---|
| HRPWM with 195 ps resolution | Enables <1 ns timing precision on GPTW0–GPTW3 outputs-critical for minimizing shoot-through in wide-bandgap inverters |
| Simultaneous 30-channel 12-bit ADC | Three independent S12ADH units allow concurrent sampling of motor phase currents, DC-link voltage, and temperature-eliminating inter-channel skew |
| Event Link Controller (ELC) | 188 internal event sources enable hardware-triggered peripheral chaining (e.g., GPTW overflow → ADC start → DMA transfer) without CPU intervention |
| Trusted Secure IP Lite (TSIP-Lite) | Hardware AES-128/256 encryption + TRNG secures firmware updates and protects proprietary motor control algorithms from reverse engineering |
| IEC60730 Class B support | Includes oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), and register write protection-reducing certification effort for safety-critical drives |
| 5-V tolerant GPIOs | Four 5-V tolerant pins simplify interface to legacy industrial sensors, encoders, and level-shifting circuits without external buffers |
Applications
| Industrial Servo Drives | EV Onboard Chargers |
|---|---|
Use Scenario: Real-time field-oriented control (FOC) of PMSM/BLDC motors in CNC machines and robotics, requiring sub-microsecond PWM timing and synchronized current sensing. IC Role / Device Role / Timing Role: Primary motor control MCU coordinating GPTW/MTU3 timers, S12ADH ADCs, and CAN messaging; HRPWM ensures precise gate timing for SiC MOSFETs. Use Value: 195 ps PWM edge resolution reduces switching losses by >12% vs. standard 160 MHz PWM, extending inverter efficiency over full load range. | Use Scenario: Bidirectional AC/DC and DC/DC conversion in electric vehicle charging systems, demanding isolated communication, thermal monitoring, and safety-certified firmware execution. IC Role / Device Role / Timing Role: System controller managing rectifier/inverter stages, USB-C PD negotiation, CAN diagnostics, and IEC60730 self-test routines. Use Value: Integrated TSIP-Lite and CRCA accelerate functional safety certification (ISO 26262 ASIL-B), while dual 12-bit DACs provide programmable reference voltages for analog comparators. |
| Solar Microinverters | PLC Analog I/O Modules |
Use Scenario: High-efficiency MPPT tracking and grid-synchronization in residential solar microinverters, requiring precise voltage/current measurement and fast-reacting protection logic. IC Role / Device Role / Timing Role: Central controller executing MPPT algorithms, generating SPWM waveforms via GPTW/HRPWM, and communicating with smart meters via RS485 (SCI) and CAN. Use Value: Simultaneous 30-channel ADC sampling captures full AC waveform cycles at 20 kHz, enabling harmonic distortion analysis without external oversampling hardware. | Use Scenario: Modular analog input/output expansion for programmable logic controllers, handling 4–20 mA loops, thermocouple inputs, and isolated digital outputs in harsh factory environments. IC Role / Device Role / Timing Role: Signal conditioning and protocol gateway MCU interfacing with isolated ADCs/DACs, running EtherCAT slave stack, and managing watchdog supervision. Use Value: 110 GPIOs with 5-V tolerance and configurable pull-ups simplify direct connection to industrial sensors; ELC enables deterministic response to fieldbus interrupts within 100 ns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66T core, 512 KB flash, 64 KB SRAM, 100-pin LFQFP (69 GPIOs) | Limited peripheral count (fewer GPTW/MTU3 channels, no USB); suited for cost-sensitive single-axis drives | Select when BOM cost reduction outweighs need for USB/CAN coexistence and full 1-MB firmware headroom |
| STM32H743ZIT6 | ARM Cortex-M7 @ 480 MHz, 2 MB flash, 1 MB RAM, but no native HRPWM or IEC60730-certified peripherals | Requires external analog front-end and safety software layers; higher clock jitter affects PWM consistency | Choose for AI-accelerated predictive maintenance features where raw compute > deterministic motor timing |
Compared with R5F566TEEGFP#10, the R5F566TEADFP#30 sacrifices flash, RAM, and USB integration for smaller footprint and lower cost, while the STM32H743ZIT6 trades deterministic PWM timing and built-in safety hardware for higher general-purpose throughput-making R5F566TEEGFP#10 optimal for certified, high-fidelity motor control where timing precision and functional safety are non-negotiable.
Availability
R5F566TEEGFP#10 is available at Aetrix Electronics and suitable for industrial servo drives, EV onboard chargers, solar microinverters, and PLC analog I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F566TEEGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX66T Group-including R5F566TEEGFP#10-is engineered specifically for high-performance motor control, integrating precision PWM, synchronized ADCs, and safety features to replace discrete FPGA+MCU solutions in inverters and servo amplifiers.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEEGFP#10?
The R5F566TEEGFP#10 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects deterministic execution of floating-point-intensive motor control algorithms on its RXv3 CPU core with integrated FPU, validated under real-world thermal and voltage conditions per Renesas R01DS0315EJ0130 Rev.1.30.
Does the R5F566TEEGFP#10 support simultaneous sampling across all 30 ADC channels?
Yes, the R5F566TEEGFP#10 supports simultaneous sampling across its three independent 12-bit S12ADH units (8+8+14 channels). Unit 0 and Unit 1 each include three sample-and-hold circuits, enabling true concurrent acquisition of motor phase currents and DC-link voltage without inter-channel skew-critical for accurate field-oriented control.
What is the resolution and application of the HRPWM in the R5F566TEEGFP#10?
The HRPWM in the R5F566TEEGFP#10 achieves a minimum resolution of 195 ps when operating at 160 MHz, refining the edge placement of GPTW0–GPTW3 PWM outputs. This enables sub-nanosecond timing control essential for minimizing shoot-through and optimizing efficiency in SiC/GaN-based inverter designs.
Which safety standards does the R5F566TEEGFP#10 help satisfy out of the box?
The R5F566TEEGFP#10 includes hardware features supporting IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator (CRCA), RAM test assist (DOC), and register write protection. These reduce software certification burden for industrial motor drives and home appliance controllers.
What package type and pin count does the R5F566TEEGFP#10 use?
The R5F566TEEGFP#10 uses a 144-pin LFQFP package (PLQP0144KA-B), measuring 20 × 20 mm with 0.5 mm pitch and an exposed thermal pad. It provides 110 general-purpose I/O pins, including 4 × 5-V tolerant inputs/outputs, optimized for high-density industrial control board layouts.
R5F566TEEGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEEGFP#10 FAQ
1.How can I place an order for R5F566TEEGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEEGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEEGFP#10 reliable?
The price and inventory of R5F566TEEGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEEGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566TEEGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEEGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEEGFP#10?
R5F566TEEGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEEGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEEGFP#10?
For technical support, including R5F566TEEGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEEGFP#10 requirements.
6.How does Aetrix verify that R5F566TEEGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566TEEGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEEGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566TEEGFP#10?
All R5F566TEEGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEEGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEEGFP#10 part is unused and in its original packaging.
Return procedure for R5F566TEEGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEEGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

