Renesas R5F566TEFGFP#10
- Part No.:
- R5F566TEFGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TEFGFP#10.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,709
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TEFGFP#10 from Renesas is a 32-bit RXv3 core microcontroller optimized for motor control, featuring 160 MHz operation, 1 MB code flash, 128 KB SRAM, 32 KB data flash with 100,000 write cycles, and integrated high-resolution PWM (195 ps minimum resolution) for precise inverter timing. It supports IEC60730-compliant safety functions and operates across –40°C to +105°C.
For engineers reviewing the R5F566TEFGFP#10 datasheet, R5F566TEFGFP#10 pinout, R5F566TEFGFP#10 application, or R5F566TEFGFP#10 equivalent, key selection criteria include its 144-pin LFQFP package, dual 12-bit ADC units with PGA support, 3-phase/5-phase complementary PWM capability, CAN 2.0B interface, and TSIP-Lite encryption engine for secure firmware updates.
Technical Context
The R5F566TEFGFP#10 implements the RXv3 CPU core with single-precision FPU and IEEE 754 compliance, executing at up to 160 MHz with 928 CoreMark performance. Its clock system integrates PLL, HOCO (16–20 MHz), LOCO (240 kHz), and main oscillator (8–24 MHz) with independent peripheral clock domains (PCLKA up to 120 MHz, PCLKC up to 160 MHz).
Motor control execution relies on tightly coupled peripherals: 10-channel 32-bit GPTW timers with synchronous start/stop and dead-time generation, 9-channel MTU3d for 3-phase PWM, 4-channel HRPWM for sub-nanosecond edge placement, and ELC-driven event chaining that enables PWM-triggered ADC sampling without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with single-precision FPU, IEEE 754 compliant, executes at 160 MHz with 928 CoreMark score |
| Memory | 1 MB code flash (no wait states ≤120 MHz), 128 KB SRAM (no wait states), 32 KB data flash (100K erase/write cycles) |
| PWM Capability | 10-channel 32-bit GPTW + 4-channel HRPWM (195 ps min resolution) supporting single-/3-/5-phase complementary PWM |
| Analog Peripherals | Three 12-bit ADC units (30 total channels), 6-channel analog comparator, 2-channel 12-bit DAC, 3-channel PGA with pseudo-differential input |
| Communication | CAN 2.0B (32 mailboxes), full-speed USB 2.0 host/function/OTG, 7-channel SCI (including LIN-capable SCIh), RIIC (400 kbps), RSPI (30 Mbps) |
| Safety & Security | IEC60730 self-test suite, TSIP-Lite AES-128/256, CRC calculator (8/32-bit), MPU (8 regions), trusted memory (blocks 8–9), register write protection |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C operating range, 2.7–5.5 V supply with 5-V tolerant I/O |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed pad for thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC (2.7–5.5 V) for digital logic; AVCC0/1/2 (3.0–5.5 V) for analog subsystems with independent grounding |
| XTAL, EXTAL | Main clock oscillator terminals | Connects to external 8–24 MHz crystal/resonator; enables PLL reference with ±0.5% accuracy for motor timing stability |
| MTIOC0A–MTIOC9B | MTU3d timer I/O pins | 9-channel multifunction timer outputs for 3-phase inverter gate drive with automatic dead-time insertion and phase-counting mode |
| GTIOCA0–GTIOCB3 | GPTW waveform output pins | 10-channel general PWM outputs supporting complementary, triangle-wave, and synchronous clearing for multi-motor control |
| ADTRG0–ADTRG2 | ADC trigger inputs | Accepts hardware triggers from GPTW/MTU3/ELC to initiate simultaneous sampling across three ADC units |
| TXD0, RXD0 | SCI0 serial interface | Asynchronous UART interface for debug console or host communication; supports baud rate generation via on-chip clock dividers |
| CANH, CANL | CAN bus differential pair | ISO 11898-1 compliant physical layer interface with 32 configurable mailboxes for real-time motor status reporting |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver supports host/function/OTG modes; no external pull-up required; 2 KB on-chip buffer for firmware update transfers |
Key Features
| Feature | Design Value |
|---|---|
| High-resolution PWM (HRPWM) | 4 channels with 195 ps minimum timing resolution enable precise dead-time control and harmonic suppression in SiC/GaN inverter designs |
| Event Link Controller (ELC) | 188 internal event signals allow autonomous peripheral chaining-e.g., GPTW overflow triggers ADC conversion without CPU wake-up |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units (30 channels total) support synchronized voltage/current sensing across multiple motor phases |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with true random number generator secures over-the-air firmware updates and prevents unauthorized key extraction |
| IEC60730 Safety Support | Hardware-accelerated RAM test (DOC), oscillation-stop detection, clock accuracy measurement (CAC), and register write protection meet Class B requirements |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/BLDC motors in HVAC compressors and washing machine drum drives. IC Role / Device Role / Timing Role: Primary motor control MCU coordinating GPTW/MTU3 timers, simultaneous ADC sampling, and CAN-based status feedback. Use Value: 195 ps HRPWM resolution enables <1% THD in 20 kHz switching inverters; ELC reduces CPU load by 40% during real-time current loop execution. | Use Scenario: Variable-speed compressor control in refrigerators with adaptive defrost cycle management. IC Role / Device Role / Timing Role: System-on-chip controller managing motor PWM, temperature sensing, user interface, and energy monitoring via USB. Use Value: Integrated 12-bit DAC provides stable reference for analog comparators; 1 MB flash accommodates field-upgradable motor algorithms and safety certification binaries. |
| Automotive Electric Power Steering (EPS) | Industrial PLC Motion Control |
Use Scenario: Torque-assist motor control in EPS systems requiring ASIL-B compliance and fail-safe torque limiting. IC Role / Device Role / Timing Role: Safety-certified MCU executing ISO 26262-compliant motor control with redundant ADC sampling and watchdog supervision. Use Value: Dual 12-bit ADC units with PGA support simultaneous phase current and bus voltage sensing; TSIP-Lite ensures secure boot and firmware authentication. | Use Scenario: Multi-axis servo coordination in packaging machinery using CANopen or custom CAN protocols. IC Role / Device Role / Timing Role: Central motion controller interfacing with external encoders via MTU3 quadrature inputs and driving stepper/servo drivers via PWM outputs. Use Value: 32 KB data flash stores motion profiles with 100,000-cycle endurance; 110 GPIO pins support discrete I/O expansion for limit switches and emergency stops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66T family, 100-pin LFQFP, 512 KB flash, 64 KB SRAM, no PGA support, reduced ADC channel count (24) | Targeted at cost-sensitive single-motor applications with lower analog channel requirements | Select when board space and BOM cost constrain 144-pin footprint and full analog feature set |
| R7FA6M2AF3CFP#AA0 | RX671-based, 100-pin LQFP, 1 MB flash, 256 KB SRAM, no HRPWM, includes Ethernet MAC and TrustZone | Designed for networked industrial controllers requiring deterministic Ethernet and enhanced security isolation | Choose when integrating EtherCAT/PROFINET or requiring hardware-enforced memory partitioning beyond MPU |
Compared with R5F566TEFGFP#10, the R5F566TEADFP#30 sacrifices analog integration and package I/O for compactness and cost, while the R7FA6M2AF3CFP#AA0 trades HRPWM precision for networking and security features-making R5F566TEFGFP#10 optimal for high-fidelity motor timing where sub-nanosecond PWM control is critical.
Availability
R5F566TEFGFP#10 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, automotive EPS systems, and PLC motion controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F566TEFGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT applications.
The RX66T Group, including R5F566TEFGFP#10, was designed specifically for high-performance motor control applications demanding real-time PWM precision, integrated safety features, and robust analog signal acquisition in harsh environments.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TEFGFP#10?
The R5F566TEFGFP#10 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with 32-bit multiplier, barrel shifter, and single-cycle instruction execution at full speed-enabling deterministic motor control loop execution within strict timing budgets.
Does the R5F566TEFGFP#10 support simultaneous sampling across all ADC units?
Yes, the R5F566TEFGFP#10 supports simultaneous sampling across its three 12-bit S12ADH ADC units (30 total channels) using hardware triggers from GPTW or MTU3 timers. This capability allows coordinated voltage and current measurements across multiple motor phases without software synchronization overhead.
What safety certifications and self-test features does the R5F566TEFGFP#10 include for IEC60730 compliance?
The R5F566TEFGFP#10 includes dedicated hardware for IEC60730 Class B compliance: oscillation-stop detection, clock accuracy measurement circuit (CAC), RAM test assistance via DOC, CRC calculator (CRCA), independent watchdog timer (IWDT), and register write protection. These features collectively satisfy mandatory self-diagnostic requirements for household appliance motor control.
How many CAN mailboxes does the R5F566TEFGFP#10 provide, and what protocol versions are supported?
The R5F566TEFGFP#10 integrates one CAN module compliant with ISO 11898-1, supporting both standard (11-bit) and extended (29-bit) frame formats. It provides 32 configurable mailboxes with programmable acceptance filtering, enabling robust real-time communication for motor status reporting and diagnostics in industrial networks.
What is the resolution and timing capability of the HRPWM in the R5F566TEFGFP#10?
The R5F566TEFGFP#10 features four HRPWM channels capable of controlling the rising/falling edges of GPTW-generated PWM waveforms with a minimum resolution of 195 ps when operating at 160 MHz. This enables precise dead-time adjustment and harmonic reduction essential for high-efficiency SiC/GaN inverter designs.
R5F566TEFGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 73
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TEFGFP#10 FAQ
1.How can I place an order for R5F566TEFGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TEFGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TEFGFP#10 reliable?
The price and inventory of R5F566TEFGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TEFGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566TEFGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TEFGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TEFGFP#10?
R5F566TEFGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TEFGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TEFGFP#10?
For technical support, including R5F566TEFGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TEFGFP#10 requirements.
6.How does Aetrix verify that R5F566TEFGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566TEFGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TEFGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566TEFGFP#10?
All R5F566TEFGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TEFGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TEFGFP#10 part is unused and in its original packaging.
Return procedure for R5F566TEFGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TEFGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

