Renesas R5F566TFAGFP#30
- Part No.:
- R5F566TFAGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TFAGFP#30.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TFAGFP#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 1 MB code flash, 128 KB SRAM (no wait states), 32 KB data flash (100,000 erase/write cycles), and integrated 3-phase/5-phase complementary PWM generation. It features 110 GPIO pins (5-V tolerant), on-chip FPU, hardware encryption (AES-128/256), and IEC60730 safety support - deployed in servo drives and HVAC compressor controllers.
For engineers reviewing the R5F566TFAGFP#30 datasheet, R5F566TFAGFP#30 pinout, R5F566TFAGFP#30 application, or R5F566TFAGFP#30 equivalent, key selection considerations include its 160-MHz GPTW timer with 195-ps HRPWM resolution, dual 12-bit ADC units supporting simultaneous sampling across 30 channels, CAN 2.0B interface with 32 mailboxes, and PLQP0144KA-B 144-pin LFQFP package with 0.5-mm pitch.
Technical Context
The R5F566TFAGFP#30 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, 111-instruction set, and little-endian (or configurable big-endian) data arrangement. Its clock system integrates PLL with 8–24 MHz external crystal or 16/18/20 MHz HOCO reference, enabling independent peripheral clock domains: ICLK up to 160 MHz, PCLKA up to 120 MHz (for GPTW/MTU3/HRPWM), PCLKB up to 60 MHz (for SCI/RIIC/CAN), and ADCLK up to 60 MHz.
Motor control execution relies on tightly coupled peripherals: ten 32-bit GPTW channels with synchronous start/stop and dead-time insertion, nine 16-bit MTU3d channels supporting 3-phase complementary PWM, four HRPWM outputs resolving timing shifts down to 195 ps, and event linking (ELC) enabling interrupt-free inter-module triggering - all coordinated without CPU intervention during sleep modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU, 111 instructions |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k cycles), 16 KB ECC RAM |
| PWM Capability | 10-channel 32-bit GPTW + 9-channel 16-bit MTU3d + 4-channel HRPWM (195 ps min resolution) |
| Analog Peripherals | 30-channel 12-bit S12ADH ADC (3 units, simultaneous sampling), 2×12-bit DAC, 6×CMPC comparators, PGA (6 ch) |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS host/function/OTG, 7×SCI, 1×RIIC (400 kbps), 1×RSPI (30 Mbps) |
| Safety & Security | IEC60730 self-test support, TSIP-Lite AES-128/256, CRCA, CAC, MPU, register write protection, trusted memory (blocks 8–9) |
| Package & Environment | PLQP0144KA-B: 144-pin LFQFP, 20 × 20 mm, 0.5 mm pitch, –40°C to +85°C (D-grade) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 mm × 20 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core & I/O supply (2.7–5.5 V); separate AVCC0/1/2 (3.0–5.5 V) for analog domains |
| XTAL/EXTAL | Main clock oscillator input/output | Connects to 8–24 MHz crystal; enables PLL reference for 160 MHz system clock |
| RESET | Active-low reset input | Hardware reset assertion; supports power-on reset, LVDA, and watchdog-initiated recovery |
| MTIOC0A–MTIOC9A | MTU3d waveform output | Drive 3-phase inverter legs with programmable dead time and complementary PWM |
| GTIOCA0–GTIOCA9 | GPTW waveform output | High-resolution PWM outputs synchronized across channels; HRPWM fine-tunes edge timing |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Accept external or ELC-generated triggers for precise sampling alignment with motor commutation |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART for debug console or host communication; supports LIN via SCI12 |
| CAN_TX/CAN_RX | CAN physical layer interface | Differential bus transceiver pins compliant with ISO 11898-1; 32 mailbox FIFO reduces CPU load |
Key Features
| Feature | Design Value |
|---|---|
| 3-Phase Inverter Control Engine | Integrated GPTW + MTU3d + HRPWM + POE3B enable full digital control of 3-phase motors with <100 ns dead-time accuracy |
| Simultaneous Multi-Channel Sampling | Three independent 12-bit ADC units (S12ADH) sample up to 30 channels concurrently - critical for current/voltage sensing in PMSM/BLDC drives |
| Event-Driven Peripheral Coordination | ELC links 188 internal signals (e.g., timer overflow → ADC trigger → DMA transfer) eliminating interrupt latency and CPU overhead |
| IEC60730 Class B Compliance Support | On-chip oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), clock accuracy monitor (CAC), and register lock prevent unsafe operation |
| Secure Firmware Execution | Trusted Memory blocks 8–9 protect bootloader and safety-critical code; TSIP-Lite provides AES-GCM authenticated encryption for firmware updates |
Applications
| Industrial Servo Drives | HVAC Compressor Control |
|---|---|
|
Use Scenario: Real-time field-oriented control (FOC) of permanent magnet synchronous motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Primary motor control MCU coordinating PWM generation, current sensing, position feedback, and CAN-based motion command reception. Use Value: 160-MHz GPTW with 195-ps HRPWM resolution enables precise gate timing for SiC MOSFETs, reducing switching losses by >12% vs. 100-MHz MCUs. |
Use Scenario: Variable-speed compressor control in residential and commercial air conditioning systems. IC Role / Device Role / Timing Role: System controller managing inverter stage, refrigerant pressure monitoring, ambient temperature compensation, and user interface via USB/HMI. Use Value: Integrated 12-bit dual ADC with simultaneous sampling captures phase currents and DC-link voltage within one PWM cycle, improving torque ripple suppression by 28%. |
| EV Onboard Chargers (OBC) | Industrial PLC I/O Modules |
|
Use Scenario: Bidirectional AC/DC conversion and battery charging control in Level 2 EV chargers. IC Role / Device Role / Timing Role: Master controller executing PFC and LLC resonant converter regulation, isolation monitoring, and CAN FD communication with vehicle BMS. Use Value: Hardware-accelerated AES-256 and true RNG support secure OTA updates and TLS handshake offload - meeting UNECE R155 cybersecurity requirements. |
Use Scenario: High-density digital I/O expansion module with isolated inputs/outputs and real-time diagnostics. IC Role / Device Role / Timing Role: Local intelligence node performing debounce filtering, status aggregation, and deterministic cyclic data exchange over CANopen. Use Value: Four low-power modes (deep software standby <1 µA) and ELC-triggered wake-up from GPIO events reduce average power by 63% in always-on industrial gateways. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TAADFP#30 | Same RX66T family, 512 KB flash, 64 KB SRAM, identical pinout (PLQP0144KA-B), no PGA | Lacks programmable gain amplifier and pseudo-differential ADC inputs; reduced analog channel count (24 vs. 30) | Select when cost-sensitive designs omit high-precision current sensing and require smaller code footprint. |
| STM32H743ZIT6 | ARM Cortex-M7, 480 MHz, 2 MB flash, 1 MB RAM, but no integrated HRPWM or ELC-equivalent event router | Requires external analog front-end for motor current sensing; lacks built-in IEC60730 self-test modules | Choose for general-purpose high-performance computing where motor control is secondary to vision or AI inference. |
Compared with R5F566TFAGFP#30, the R5F566TAADFP#30 offers lower memory and analog capability at reduced cost in the same footprint, while the STM32H743ZIT6 delivers higher raw compute but demands additional external components and software effort to match RX66T's integrated motor control stack and functional safety features.
Availability
R5F566TFAGFP#30 is available at Aetrix Electronics and suitable for industrial servo drives, HVAC compressor controllers, EV onboard chargers, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for R5F566TFAGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX66T Group - including R5F566TFAGFP#30 - was designed specifically for high-precision motor control in inverters, servo systems, and industrial automation, integrating hardware-accelerated PWM, safety mechanisms, and real-time peripheral coordination.
FAQ
What is the maximum operating frequency and core architecture of the R5F566TFAGFP#30?
The R5F566TFAGFP#30 operates at a maximum frequency of 160 MHz using the 32-bit RXv3 CPU core. It includes a single-precision IEEE 754 floating-point unit, 111 instruction set (including DSP extensions), and supports both little-endian and big-endian data arrangements. This architecture delivers 928 CoreMark performance and enables deterministic real-time execution for motor control loops.
Does the R5F566TFAGFP#30 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TFAGFP#30 includes dedicated hardware for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator (CRCA), RAM test-assist function (DOC), independent watchdog timer (IWDT), and register write protection. These features are documented in the R01DS0315EJ0130 datasheet and require minimal software configuration to satisfy self-test requirements.
What package type and pin count does the R5F566TFAGFP#30 use?
The R5F566TFAGFP#30 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 mm × 20 mm body size, 0.5 mm lead pitch, and exposed thermal pad. It provides 110 general-purpose I/O pins, including 4 with 5-V tolerance, and supports –40°C to +85°C operation (D-grade).
How many ADC channels and what resolution does the R5F566TFAGFP#30 offer?
The R5F566TFAGFP#30 integrates three 12-bit A/D converter units (S12ADH) totaling 30 input channels: Unit 0 (8 ch), Unit 1 (8 ch), and Unit 2 (14 ch). It supports simultaneous sampling across all units, programmable gain amplifiers on six channels, and pseudo-differential input - enabling high-fidelity current and voltage sensing in multi-phase motor systems.
Can the R5F566TFAGFP#30 generate high-resolution PWM waveforms for SiC or GaN gate drivers?
Yes, the R5F566TFAGFP#30 combines 32-bit GPTW timers with the 4-channel High-Resolution PWM (HRPWM) peripheral to achieve minimum timing resolution of 195 ps at 160 MHz. This allows nanosecond-level edge placement for driving wide-bandgap devices, supporting dead-time insertion, complementary output, and synchronization across multiple phases - directly addressing SiC/GaN gate driver timing requirements.
R5F566TFAGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TFAGFP#30 FAQ
1.How can I place an order for R5F566TFAGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TFAGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TFAGFP#30 reliable?
The price and inventory of R5F566TFAGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TFAGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F566TFAGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TFAGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TFAGFP#30?
R5F566TFAGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TFAGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TFAGFP#30?
For technical support, including R5F566TFAGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TFAGFP#30 requirements.
6.How does Aetrix verify that R5F566TFAGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TFAGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TFAGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F566TFAGFP#30?
All R5F566TFAGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TFAGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TFAGFP#30 part is unused and in its original packaging.
Return procedure for R5F566TFAGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TFAGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

