Renesas R5F566TFCGFB#30
- Part No.:
- R5F566TFCGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F566TFCGFB#30.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:205
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TFCGFB#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM generation with 195 ps timing resolution. It integrates CAN 2.0B, full-speed USB 2.0, and hardware AES-128/256 encryption for IEC 60730-compliant safety-critical systems.
For engineers reviewing the R5F566TFCGFB#30 datasheet, R5F566TFCGFB#30 pinout, R5F566TFCGFB#30 application, or R5F566TFCGFB#30 equivalent, key selection considerations include its 144-pin LFQFP package, 160 MHz GPTW/MTU3 timer subsystem, simultaneous 3-unit 12-bit ADC sampling, HRPWM sub-195 ps edge placement, and dual-voltage domain support (2.7–5.5 V core, 3.0–5.5 V analog).
Technical Context
The R5F566TFCGFB#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and 4-Gbyte linear address space. Its clock system supports PLL multiplication using 8–24 MHz external crystals or 16/18/20 MHz HOCO, delivering independent ICLK (up to 160 MHz), PCLKA (120 MHz), PCLKB/C/D (60–160 MHz), and BCLK (40 MHz) domains.
Motor control capability is anchored by three synchronized timer subsystems: 10-channel 32-bit GPTW with dead-time insertion and phase-shifted PWM, 9-channel 16-bit MTU3d supporting 3-phase complementary output with automatic dead-time compensation, and 4-channel HRPWM enabling 195 ps minimum edge resolution for precise gate drive timing in SiC/GaN inverter designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU, 111 instructions |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase cycles) |
| PWM Capability | 10× single-phase, 3× 3-phase, 2× 5-phase complementary PWM via GPTW; 4× HRPWM @ 195 ps min resolution |
| Analog Peripherals | 3× 12-bit S12ADH ADC units (30 ch total, 0.9 µs/ch), 6× CMPC comparators, 2× 12-bit D/A, PGA (6 ch) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Package & Temp | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-version) |
| Safety & Security | IEC 60730 support (oscillation detection, RAM test, CRC, self-diagnostic), TSIP-Lite AES-128/256, MPU, TM |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Core power / ground | 2.7–5.5 V supply domain; 110 I/O pins support 5-V tolerance |
| AVCC0/1/2, AVSS0/1/2 | Analog power / ground | 3.0–5.5 V analog domain; separate from digital VCC for noise isolation |
| XTAL/EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal; feeds PLL reference for 160 MHz system clock |
| MTIOC0A–MTIOC9A | MTU3 waveform I/O | 9-channel complementary PWM outputs with programmable dead time and phase counting |
| GTIOCA0–GTIOCB3 | GPTW waveform I/O | 10-channel high-resolution PWM outputs; HRPWM extends timing resolution to 195 ps |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized start signals from MTU3/GPTW for deterministic sampling of motor currents |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART for debug, parameter upload, or host communication (supports LIN via SCI12) |
| TXD6/RXD6 | CAN transceiver interface | Differential CANH/CANL pins routed through internal CAN controller (ISO 11898-1 compliant) |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event sources enable CPU-free peripheral chaining (e.g., MTU3 overflow → ADC trigger → DMA transfer) |
| Simultaneous 3-Unit ADC Sampling | Three independent 12-bit S12ADH units sample up to 7 channels concurrently for real-time 3-phase current reconstruction |
| Programmable Gain Amplifier (PGA) | 6-channel pseudo-differential amplifier with selectable gain (1×, 2×, 4×, 8×, 16×) enables direct shunt-resistor current sensing |
| Trusted Secure IP Lite (TSIP-Lite) | Hardware AES-128/256 (GCM/CBC/ECB), true RNG, and key protection prevent firmware cloning and secure boot integrity |
| Independent Watchdog Timer (IWDT) | Dedicated 120 kHz oscillator ensures fail-safe reset even during main clock failure-critical for IEC 60730 Class B compliance |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors, washing machine drum drives, and pump inverters. IC Role / Device Role / Timing Role: Real-time PWM generation, synchronous current sampling, and torque loop execution at ≤10 µs intervals using GPTW/HRPWM and ELC-linked ADC triggers. Use Value: Enables <1 µs current-loop latency and <1% torque ripple via 195 ps PWM edge placement and simultaneous 3-unit ADC sampling. |
Use Scenario: Variable-speed compressor control in refrigerators and air conditioners requiring IEC 60730 Class B functional safety certification. IC Role / Device Role / Timing Role: Safety monitor executing oscillation detection, RAM test, CRC validation, and watchdog supervision alongside motor control tasks. Use Value: Integrates certified safety functions (CAC, CRCA, IWDT, DOC) without external co-processor-reducing BOM count and PCB area. |
| EV Onboard Chargers | Industrial PLC I/O Modules |
|
Use Scenario: Digital control of AC/DC and DC/DC stages in bidirectional OBCs with SiC MOSFETs requiring ultra-fast gate timing. IC Role / Device Role / Timing Role: High-resolution PWM generator synchronizing gate drivers across multiple phases with sub-nanosecond jitter control. Use Value: Achieves <2 ns PWM jitter and 195 ps edge resolution-enabling >100 kHz switching frequencies and >98% efficiency in GaN-based topologies. |
Use Scenario: Modular I/O controller handling analog input conditioning, isolated CAN fieldbus communication, and local logic sequencing in distributed control systems. IC Role / Device Role / Timing Role: Multi-protocol interface hub managing simultaneous RSPI (sensor SPI), RIIC (EEPROM), SCI (HMI), and CAN (fieldbus) traffic. Use Value: Eliminates external protocol bridges via native support for CAN, USB, RSPI, RIIC, and 7× SCI-reducing interconnect complexity and latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TKCGFB#30 | Same RX66T group, identical 144-pin LFQFP package and 160 MHz core, but with 512 KB code flash and 64 KB SRAM (vs. 1 MB / 128 KB) | Targeted at cost-sensitive inverter designs with reduced firmware footprint and lower memory bandwidth requirements | Select when application firmware size ≤512 KB and real-time buffer needs fit within 64 KB SRAM |
| R5F566TECGFB#30 | Same package and core, but with 256 KB code flash, 64 KB SRAM, and no HRPWM module (lacks 195 ps edge resolution) | Suitable for basic BLDC commutation where nanosecond-level PWM timing is unnecessary | Choose for entry-level fan/pump controllers where advanced HRPWM and large flash are not required |
Compared with R5F566TFCGFB#30, the R5F566TKCGFB#30 offers identical timing/peripheral capability at lower memory density, while the R5F566TECGFB#30 omits HRPWM and reduces flash-making both alternatives viable only when those specific features are unused in the target design.
Availability
R5F566TFCGFB#30 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, EV onboard chargers, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature operation (–40°C to +105°C).
Supply support for R5F566TFCGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX66T Group-including R5F566TFCGFB#30-is engineered specifically for high-performance motor control, featuring tightly integrated PWM timers, multi-unit ADCs, and safety peripherals to accelerate development of IEC 60730-certified inverters.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TFCGFB#30?
The R5F566TFCGFB#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance under benchmark conditions. This reflects the efficiency of its RXv3 CPU core with single-cycle instruction execution, on-chip FPU, and optimized memory subsystem-enabling deterministic real-time motor control loops with sub-10 µs latency.
Does the R5F566TFCGFB#30 support IEC 60730 Class B compliance out of the box?
Yes, the R5F566TFCGFB#30 includes dedicated hardware for IEC 60730 Class B: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator (CRCA), RAM test-assisting function (DOC), independent watchdog timer (IWDT) with dedicated oscillator, and register write protection. These features are documented in Renesas Application Note R01AN3919JJ0100 and require no external components to implement certified safety monitoring.
What PWM resolution does the R5F566TFCGFB#30 achieve, and how is it implemented?
The R5F566TFCGFB#30 achieves a minimum PWM edge resolution of 195 ps using its 4-channel High-Resolution PWM (HRPWM) module, which overlays fine timing control onto the base 32-bit GPTW timer outputs. This resolution is realized at 160 MHz system clock and enables precise dead-time insertion and phase alignment critical for SiC/GaN inverter gate drivers-verified in the R01DS0315EJ0130 datasheet Section 1.1.10.
How many analog-to-digital converter channels does the R5F566TFCGFB#30 support, and what is their sampling capability?
The R5F566TFCGFB#30 integrates three independent 12-bit S12ADH ADC units totaling 30 input channels, with unit-specific sample-and-hold circuits (3 per unit for Units 0 and 1). It supports simultaneous sampling across all three units-enabling concurrent acquisition of three-phase motor currents-and achieves 0.9 µs conversion time per channel when ADCLK runs at 60 MHz, as specified in Table 1.1 of the R01DS0315EJ0130 datasheet.
What is the package type and pin count of the R5F566TFCGFB#30?
The R5F566TFCGFB#30 uses a 144-pin Low-profile Quad Flat Package (LFQFP) designated PLQP0144KA-B, measuring 20 × 20 mm with 0.5 mm pitch and an exposed thermal pad. This package provides 110 general-purpose I/O pins-including 4 with 5-V tolerance-and is validated for operation from –40°C to +105°C, matching the G-version temperature grade specified in the RX66T datasheet.
R5F566TFCGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 30x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TFCGFB#30 FAQ
1.How can I place an order for R5F566TFCGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TFCGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TFCGFB#30 reliable?
The price and inventory of R5F566TFCGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TFCGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F566TFCGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TFCGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TFCGFB#30?
R5F566TFCGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TFCGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TFCGFB#30?
For technical support, including R5F566TFCGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TFCGFB#30 requirements.
6.How does Aetrix verify that R5F566TFCGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TFCGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TFCGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F566TFCGFB#30?
All R5F566TFCGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TFCGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TFCGFB#30 part is unused and in its original packaging.
Return procedure for R5F566TFCGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TFCGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

