Renesas R5F566TKBGFP#10
- Part No.:
- R5F566TKBGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TKBGFP#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,848
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TKBGFP#10 from Renesas is a 32-bit RXv3 microcontroller optimized for real-time motor control in industrial inverters and servo drives, featuring a 160 MHz CPU core, 1 MB on-chip code flash, 128 KB SRAM, 32 KB data flash, and integrated high-resolution PWM (195 ps minimum resolution) across four GPTW channels. It supports IEC60730 Class B safety compliance with oscillation-stop detection, RAM self-test, CRC acceleration, and trusted secure IP Lite for AES-128/256 encryption.
For engineers reviewing the R5F566TKBGFP#10 datasheet, R5F566TKBGFP#10 pinout, R5F566TKBGFP#10 application, or R5F566TKBGFP#10 equivalent, key selection criteria include 160 MHz deterministic timing for field-oriented control (FOC), simultaneous sampling across three 12-bit ADC units (30 total channels), 3-phase/5-phase complementary PWM generation, CAN 2.0B interface, and support for –40°C to +105°C operation in industrial environments.
Technical Context
The R5F566TKBGFP#10 implements the RXv3 CPU core with single-cycle instruction execution at 160 MHz, IEEE 754-compliant single-precision FPU, and 111-instruction set including DSP extensions. Its clock system integrates PLL with selectable reference sources (8–24 MHz crystal or 16/18/20 MHz HOCO), enabling precise synchronization of PCLKA (up to 120 MHz), PCLKC (up to 160 MHz for timer reference), and ADCLK (up to 60 MHz).
Real-time motor control is enabled by tightly coupled peripherals: GPTW timers (10 channels) with synchronous start/stop and dead-time insertion, MTU3d (9 channels) for 3-phase inverter gate drive, HRPWM (4 channels) for sub-nanosecond edge placement, and ELC for interrupt-free inter-module triggering-allowing ADC conversion triggers, PWM updates, and comparator events to execute without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max - enables deterministic 1-μs loop cycles for FOC algorithms |
| Flash Memory | 1 MB code flash + 32 KB data flash - supports dual-bank firmware updates and parameter storage |
| RAM | 128 KB SRAM (no wait states) + 16 KB ECC RAM - ensures reliable runtime variable storage and error correction |
| PWM Resolution | 195 ps minimum (HRPWM) - allows precise dead-time control and harmonic suppression in SiC/GaN inverters |
| ADC System | Three 12-bit S12ADH units (30 channels total) with simultaneous sampling - captures voltage/current/temperature concurrently for sensorless FOC |
| Safety Features | IEC60730-compliant: CAC clock accuracy monitor, IWDT with window function, DOC-assisted RAM test, CRCA hardware CRC |
| Operating Temp | –40°C to +105°C (G-version) - qualified for under-hood and industrial enclosure deployment |
Pinout & Package
Package: 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch, lead-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (2.7–5.5 V); separate AVCC/AVSS for analog domains ensure noise isolation for ADC/DAC |
| XTAL/EXTAL | Main clock oscillator input/output | Supports 8–24 MHz crystal for PLL reference; enables high-accuracy timing for position feedback loops |
| MTIOC0A–MTIOC9B | MTU3d waveform I/O | Dedicated 3-phase PWM output pins with automatic dead-time insertion and fault protection via POE3B |
| GTIOCA0–GTIOCB3 | GPTW waveform I/O | 10-channel high-resolution PWM outputs; GTIOCA/B pairs support complementary mode with HRPWM fine-tuning |
| ADTRG0–ADTRG2 | ADC conversion trigger inputs | Accept external or ELC-generated triggers for synchronized sampling across all three ADC units |
| TXD0/RXD0 | SCI0 UART interface | Asynchronous debug and host communication; supports bootloader via SCI boot mode |
| TXD12/RXD12 | SCI12 LIN interface | LIN 2.2-compliant serial bus for motor status reporting and configuration in automotive subsystems |
| CAN_TX/CAN_RX | CAN 2.0B transceiver interface | ISO11898-1 compliant; 32 mailboxes enable prioritized command/control messaging in distributed drives |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event signals routed without CPU overhead - enables zero-latency ADC-PWM synchronization for current-loop closure |
| Programmable Gain Amplifier (PGA) | 3-channel pseudo-differential input per ADC unit - eliminates external signal conditioning for shunt-based current sensing |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 GCM/ECB/CBC with true RNG and key protection - secures firmware updates and parameter encryption in connected drives |
| Temperature Sensor | Integrated ±1.0°C sensor digitized by S12ADH Unit 2 - provides real-time junction temperature feedback for thermal derating |
| USB 2.0 Full-Speed Host/Function | On-chip transceiver + 2 KB buffer - enables direct connection to PC-based tuning tools or USB-CDC debug interfaces |
Applications
| Industrial Servo Drives | EV Traction Inverters |
|---|---|
|
Use Scenario: Closed-loop torque/speed control of PMSM/BLDC motors using field-oriented control (FOC) with space-vector modulation. IC Role / Device Role / Timing Role: Real-time computation engine executing FOC math, generating synchronized PWM waveforms, and sampling current/voltage with <1 μs latency. Use Value: 160 MHz RXv3 core + HRPWM (195 ps) enables precise dead-time compensation and harmonic reduction in 20 kHz switching SiC inverters. |
Use Scenario: High-voltage battery-powered traction inverter with functional safety monitoring and CAN-based vehicle network integration. IC Role / Device Role / Timing Role: Main controller managing gate drive timing, overcurrent/overtemperature protection, and ISO11898-1 CAN communication with vehicle ECU. Use Value: IEC60730 Class B compliance features (CAC, IWDT, DOC, CRCA) satisfy ASIL-B decomposition requirements without external safety monitors. |
| Industrial PLC Motion Control | Smart HVAC Compressor Drives |
|
Use Scenario: Multi-axis coordinated motion control in programmable logic controllers with EtherCAT or CANopen fieldbus interfaces. IC Role / Device Role / Timing Role: Deterministic real-time executor of motion profiles, interfacing with encoder feedback and driving multi-phase power stages. Use Value: 110 GPIO pins with 5-V tolerance and configurable drive strength simplify interface to industrial I/O modules and isolated gate drivers. |
Use Scenario: Variable-speed compressor control in commercial HVAC systems requiring energy optimization and acoustic noise reduction. IC Role / Device Role / Timing Role: Motor controller implementing sensorless FOC, refrigerant pressure/temperature compensation, and quiet PWM modulation. Use Value: Simultaneous 3-unit ADC sampling (30 channels) captures compressor current, DC-link voltage, and ambient/evaporator temperatures in one cycle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TJBGFP#10 | Same RX66T Group, 512 KB code flash, 64 KB SRAM, no PGA - lower memory and analog front-end capability | Suitable for cost-sensitive single-motor drives without simultaneous multi-sensor acquisition | Select when firmware footprint < 512 KB and 3-phase current sensing uses external amplifiers |
| R5F566TKBDFP#10 | Identical specs but in 100-pin LFQFP (PLQP0100KB-B), 14 × 14 mm - 44 fewer pins, reduced peripheral channel count | Targeted for compact, single-axis drives with simplified I/O and no USB/CAN requirement | Choose for space-constrained designs where 69 GPIO and 128 KB SRAM meet functional needs |
Compared with R5F566TKBGFP#10, the R5F566TJBGFP#10 reduces flash/SRAM capacity and removes PGA support-lowering BOM cost but limiting sensor fusion capability-while the R5F566TKBDFP#10 trades package size and pin count for board area savings at the expense of CAN, USB, and full ADC channel availability.
Availability
R5F566TKBGFP#10 is available at Aetrix Electronics and suitable for industrial servo drives, EV traction inverters, PLC motion controllers, and smart HVAC compressor systems requiring stable component supply across extended product lifecycles.
Supply support for R5F566TKBGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT applications.
The RX66T Group is designed specifically for high-performance motor control, integrating real-time processing, precision analog, and functional safety features to replace discrete DSP+FPGA architectures in industrial and transportation systems.
FAQ
What is the maximum operating frequency and core architecture of the R5F566TKBGFP#10?
The R5F566TKBGFP#10 operates at a maximum frequency of 160 MHz using the 32-bit RXv3 CPU core. This core delivers 928 CoreMark performance and includes a single-precision floating-point unit compliant with IEEE 754. Its instruction set supports DSP operations and deterministic real-time execution critical for motor control algorithms in the R5F566TKBGFP#10.
Does the R5F566TKBGFP#10 support IEC60730 Class B functional safety certification?
Yes, the R5F566TKBGFP#10 includes multiple hardware features required for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with window function, RAM test-assisting function via DOC, hardware CRC calculator (CRCA), and register write protection. These capabilities are documented in the R01DS0315EJ0130 datasheet for the R5F566TKBGFP#10.
What PWM resolution and channel count does the R5F566TKBGFP#10 provide for motor control?
The R5F566TKBGFP#10 provides 10 channels of 32-bit GPTW timers and 4 dedicated HRPWM channels achieving a minimum resolution of 195 ps at 160 MHz. It supports single-phase, 3-phase, and 5-phase complementary PWM modes with automatic dead-time insertion-enabling precise gate drive timing for SiC/GaN inverters in the R5F566TKBGFP#10.
How many ADC channels and what sampling capability does the R5F566TKBGFP#10 offer?
The R5F566TKBGFP#10 integrates three 12-bit S12ADH ADC units totaling 30 input channels, with simultaneous sampling across all units. Each unit includes sample-and-hold circuits (3 per unit for Units 0 and 1), programmable gain amplifiers, and digital comparison functions-supporting real-time current/voltage/temperature acquisition essential for FOC in the R5F566TKBGFP#10.
What package type and pin count does the R5F566TKBGFP#10 use?
The R5F566TKBGFP#10 uses a 144-pin LFQFP package (PLQP0144KA-B), measuring 20 × 20 mm with 0.5 mm pitch. It provides 110 general-purpose I/O pins, including 4 with 5-V tolerance, and supports multiple low-power modes-making it suitable for thermally demanding industrial motor control applications using the R5F566TKBGFP#10.
R5F566TKBGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 73
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TKBGFP#10 FAQ
1.How can I place an order for R5F566TKBGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TKBGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TKBGFP#10 reliable?
The price and inventory of R5F566TKBGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TKBGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F566TKBGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TKBGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TKBGFP#10?
R5F566TKBGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TKBGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TKBGFP#10?
For technical support, including R5F566TKBGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TKBGFP#10 requirements.
6.How does Aetrix verify that R5F566TKBGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F566TKBGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TKBGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F566TKBGFP#10?
All R5F566TKBGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TKBGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TKBGFP#10 part is unused and in its original packaging.
Return procedure for R5F566TKBGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TKBGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

