Renesas R5F566TKCGFB#10
- Part No.:
- R5F566TKCGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F566TKCGFB#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,265
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TKCGFB#10 from Renesas is a 32-bit RXv3 core microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM timers - deployed in HVAC compressors, servo drives, and industrial PLCs.
For engineers reviewing the R5F566TKCGFB#10 datasheet, R5F566TKCGFB#10 pinout, R5F566TKCGFB#10 application, or R5F566TKCGFB#10 equivalent, key selection criteria include 160-MHz GPTW timer resolution, 195-ps HRPWM timing control, IEC60730 safety features (CAC, IWDT, RAM test assist), CAN 2.0B compliance, and 144-pin LFQFP package with 110 GPIOs including 5-V-tolerant inputs.
Technical Context
The R5F566TKCGFB#10 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and configurable endian support. It integrates dual-clock domain architecture: ICLK up to 160 MHz for CPU/core logic, PCLKA up to 120 MHz for GPTW/MTU3/HRPWM, and PCLKD up to 60 MHz for S12ADH ADC operation.
Its motor control subsystem combines ten 32-bit GPTW channels (supporting single-/3-/5-phase complementary PWM), nine 16-bit MTU3d channels, and four-channel HRPWM with 195-ps minimum timing resolution - all synchronized via PCLKC and coordinated by ELC event linking without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k write cycles) |
| PWM Capability | 10× GPTW (32-bit), 9× MTU3d (16-bit), 4× HRPWM (195-ps resolution at 160 MHz) |
| Analog Peripherals | 3× 12-bit S12ADH ADC (30 total channels, 0.9 µs min conversion), 2× 12-bit D/A, 6× CMPC comparators |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 support (CAC, oscillation-stop detection, IWDT, DOC-assisted RAM test), TSIP-Lite AES-128/256, MPU, TM |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-grade), 2.7–5.5 V supply |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Dedicated analog/digital power domains (AVCC0/1/2, VCC_USB); 110 GPIOs include 4× 5-V-tolerant inputs |
| XTAL/EXTAL | Main clock oscillator interface | Supports 8–24 MHz crystal; enables PLL reference for 160 MHz system clock |
| MTIOC0A–MTIOC9B | MTU3d timer I/O | 9-channel multifunction timer pins supporting complementary PWM, phase counting, dead-time generation |
| GTIOCA0–GTIOCB3 | GPTW waveform output | 10-channel 32-bit PWM outputs with synchronous start/stop, frame interval control, and ELC-triggered A/D start |
| ADTRG0–ADTRG2 | A/D conversion trigger input | Hardware-synchronized sampling initiation from MTU3/GPTW/ELC events - critical for multi-axis motor current sensing |
| CAN_TX/CAN_RX | CAN bus interface | Differential CAN 2.0B physical layer interface compliant with ISO 11898-1, 32-mailbox FIFO |
| USB_DP/USB_DM | USB 2.0 full-speed transceiver | Integrated PHY with 2 KB on-chip buffer; supports host/function/OTG without external resistors |
Key Features
| Feature | Design Value |
|---|---|
| High-resolution PWM timing | 195-ps minimum resolution on 4 HRPWM channels - enables precise dead-time control for SiC/GaN inverter gate drivers |
| Event Link Controller (ELC) | 188 internal event signals routed without CPU involvement - allows real-time coordination of PWM, ADC, and comparator actions in sleep mode |
| IEC60730 Class B compliance support | Integrated CAC (clock accuracy measurement), IWDT with window function, oscillation-stop detection, and DOC-assisted RAM test - reduces external safety component count |
| Simultaneous multi-unit ADC sampling | Three independent S12ADH units (8+8+14 channels) with programmable gain amplifiers - supports concurrent current/voltage sensing across 3-phase motor legs |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with true random number generator and secure key management - protects firmware updates and parameter storage |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in variable-frequency drives. IC Role / Device Role / Timing Role: Primary motor control MCU executing real-time PWM generation, current sensing, and position estimation at 160 MHz. Use Value: 195-ps HRPWM resolution and simultaneous 3-unit ADC sampling enable <1% torque ripple and <5 µs current-loop response time. |
Use Scenario: Compressor inverter control for air conditioners and heat pumps. IC Role / Device Role / Timing Role: System-on-chip controller managing compressor speed, refrigerant pressure feedback, and user interface. Use Value: Integrated CAN, USB OTG, and IEC60730 safety features reduce BOM count and accelerate certification for Class B appliances. |
| Industrial PLC I/O Modules | EV Onboard Chargers (OBC) |
Use Scenario: High-density digital I/O and analog signal conditioning in modular PLC backplanes. IC Role / Device Role / Timing Role: Peripheral interface MCU handling isolated analog inputs, relay control, and fieldbus communication. Use Value: 110 GPIOs with 5-V tolerance, 16-KB ECC RAM, and ELC-linked timer/ADC allow deterministic I/O scanning at 1 ms cycle times. |
Use Scenario: Digital control unit for bidirectional AC/DC conversion in 6.6 kW OBC systems. IC Role / Device Role / Timing Role: Master controller coordinating SiC half-bridge gate timing, isolation monitoring, and CAN-based vehicle communication. Use Value: Dual-clock domain (PCLKC-synchronized HRPWM + PCLKD-synchronized ADC) ensures sub-microsecond synchronization between voltage/current sampling and PWM edge placement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TADFGP#30 | Same RX66T family, 100-pin LFQFP, 512 KB flash, 64 KB SRAM, no USB, reduced GPIO count (69) | Limited peripheral set: no USB, fewer GPTW/MTU3 channels, no PGA pseudo-differential inputs | Select when space-constrained designs omit USB/OTG and require lower cost, but retain 160 MHz PWM and CAN |
| R5F565NEHDFP#30 | RX65N family, 100-pin LQFP, 2 MB flash, 512 KB SRAM, Ethernet MAC, no HRPWM or 3-phase PWM hardware | Targeted at networked HMI and gateway applications - lacks motor-specific peripherals (GPTW, MTU3, HRPWM) | Choose only if Ethernet connectivity and large memory dominate over precision motor control requirements |
Compared with R5F566TKCGFB#10, the R5F566TADFGP#30 offers scaled-down packaging and memory while preserving core motor control IP, whereas the R5F565NEHDFP#30 trades motor timing precision for networking capability - making R5F566TKCGFB#10 uniquely suited for high-fidelity inverter control where sub-nanosecond PWM timing and synchronized multi-channel ADC are mandatory.
Availability
R5F566TKCGFB#10 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, PLC I/O modules, and EV onboard chargers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F566TKCGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66T Group - including R5F566TKCGFB#10 - was designed specifically for high-performance motor control in industrial inverters and factory automation, integrating precision PWM, safety-certified peripherals, and real-time event coordination.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TKCGFB#10?
The R5F566TKCGFB#10 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, single-cycle instruction execution, and on-chip cache behavior - validated under conditions matching the datasheet's Rev.1.30 test methodology. The R5F566TKCGFB#10 sustains this performance across its full operating temperature range (–40°C to +105°C) with no derating.
Does the R5F566TKCGFB#10 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TKCGFB#10 includes dedicated hardware for IEC60730 Class B compliance: clock accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with window function, oscillation-stop detection, RAM test assist via DOC, and register write protection. These features are documented in the R01DS0315EJ0130 datasheet and do not require external components to meet functional safety diagnostics requirements.
What PWM resolution does the R5F566TKCGFB#10 achieve, and how is it implemented?
The R5F566TKCGFB#10 achieves a minimum PWM timing resolution of 195 ps using its four-channel High-Resolution PWM (HRPWM) module, which fine-tunes the edge placement of waveforms generated by GPTW0–GPTW3. This resolution is realized at 160 MHz system clock and is confirmed in the "High-resolution PWM waveform generation circuit" section of the R01DS0315EJ0130 datasheet - enabling precise dead-time control for SiC/GaN power stages.
How many analog-to-digital converter channels does the R5F566TKCGFB#10 support, and what is their configuration?
The R5F566TKCGFB#10 integrates three independent 12-bit S12ADH ADC units totaling 30 channels: Unit 0 (8 channels, 3 sample-and-hold circuits), Unit 1 (8 channels, 3 sample-and-hold circuits), and Unit 2 (14 channels). Each unit supports programmable sampling time, group scan modes, and digital comparison - with simultaneous sampling across units enabled for multi-axis motor current sensing.
What package type and pin count does the R5F566TKCGFB#10 use, and what are its thermal characteristics?
The R5F566TKCGFB#10 uses the PLQP0144KA-B package: a 144-pin low-profile quad flat package with 20 × 20 mm body size, 0.5 mm pitch, and exposed thermal pad. It is rated for operation from –40°C to +105°C (G-grade), with thermal resistance θJA = 30.2°C/W per Renesas' published package data - enabling reliable operation in enclosed industrial enclosures without forced airflow.
R5F566TKCGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 30x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TKCGFB#10 FAQ
1.How can I place an order for R5F566TKCGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TKCGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TKCGFB#10 reliable?
The price and inventory of R5F566TKCGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TKCGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F566TKCGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TKCGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TKCGFB#10?
R5F566TKCGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TKCGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TKCGFB#10?
For technical support, including R5F566TKCGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TKCGFB#10 requirements.
6.How does Aetrix verify that R5F566TKCGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F566TKCGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TKCGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F566TKCGFB#10?
All R5F566TKCGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TKCGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TKCGFB#10 part is unused and in its original packaging.
Return procedure for R5F566TKCGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TKCGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

