Renesas R5F566TKEGFP#30
- Part No.:
- R5F566TKEGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TKEGFP#30.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,119
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TKEGFP#30 from Renesas is a 160-MHz 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications. It integrates 1 MB code flash, 128 KB SRAM, 32 KB data flash with 100,000 write cycles, dual 12-bit ADCs (30-channel total), 10-channel 32-bit GPTW timers, 4-channel HRPWM with 195 ps resolution, and CAN 2.0B compliance - all in a 144-pin LFQFP package rated for –40°C to +105°C operation.
For engineers reviewing the R5F566TKEGFP#30 datasheet, R5F566TKEGFP#30 pinout, R5F566TKEGFP#30 application, or R5F566TKEGFP#30 equivalent, key selection criteria include its 160 MHz real-time PWM timing capability, integrated IEC60730 safety functions (oscillation-stop detection, RAM test assist, CRC, register write protection), and support for simultaneous sampling across three 12-bit ADC units - critical for field-oriented control (FOC) of 3-phase motors.
Technical Context
The R5F566TKEGFP#30 implements the RXv3 CPU core with single-cycle instruction execution at 160 MHz, IEEE 754-compliant single-precision FPU, and 111-instruction set including DSP extensions. Its clock system supports PLL multiplication using either an external 8–24 MHz crystal or internal 16/18/20 MHz HOCO as reference, enabling precise synchronization of PCLKA (up to 120 MHz), PCLKC (up to 160 MHz for timer reference), and ADCLK (up to 60 MHz).
Motor control execution relies on tightly coupled peripherals: GPTW timers operate with PCLKC-synchronized counter clocks for sub-nanosecond PWM edge placement; ELC enables interrupt-free inter-module triggering (e.g., MTU3/GPTW events initiating ADC conversions); and POE3B/POEG hardware disables PWM outputs on short-circuit or comparator fault detection - eliminating software latency in overcurrent response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, single-cycle instruction execution |
| Memory | 1 MB code flash (no wait states ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k erase/write cycles) |
| PWM Timing | 4-channel HRPWM with 195 ps minimum resolution at 160 MHz, supporting dead-time compensation and phase-counting |
| Analog Peripherals | Three 12-bit S12ADH ADC units (30 channels total), 6-channel CMPC, 2-channel 12-bit D/A, PGA with pseudo-differential input |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7x SCI, 1x RIIC (400 kbps), 1x RSPI (30 Mbps) |
| Safety Features | IEC60730 support: oscillation-stop detection, CAC clock accuracy monitoring, CRCA (8/32-bit CRC), DOC, TSIP-Lite AES-128/256, register write protection |
| Package & Temp | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-version) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic supply (2.7–5.5 V); separate AVCC/AVSS for analog domains (3.0–5.5 V) |
| XTAL, EXTAL | Main clock oscillator interface | Connects to 8–24 MHz crystal for PLL reference; supports oscillation-stop detection per IEC60730 |
| MTIOC0A–MTIOC9B | MTU3d timer I/O | 28 dedicated pulse I/O pins for 3-phase complementary PWM output with automatic dead-time insertion |
| GTIOCA0–GTIOCB3 | GPTW waveform output | 20 pins for high-resolution PWM generation; controlled by POEG for hardware fault shutdown |
| ADTRG0–ADTRG2 | ADC conversion trigger inputs | Accept synchronous triggers from MTU3/GPTW/ELC for deterministic sampling aligned to motor commutation |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART for debug or host communication; supports LIN protocol via SCI12 |
| CAN_TX/CAN_RX | CAN transceiver interface | Differential bus interface compliant with ISO11898-1; 32 configurable mailboxes for priority-based message handling |
Key Features
| Feature | Design Value |
|---|---|
| Field-Oriented Control (FOC) Acceleration | Simultaneous sampling across 3 ADC units with programmable gain amplifiers enables real-time current sensing for 3-phase motor vector control |
| Hardware Fault Response | POE3B/POEG modules disable PWM outputs within <1 µs upon comparator fault, short-circuit detection, or oscillation stop - no CPU intervention required |
| Deterministic Timing Engine | ELC links 188 internal event signals (e.g., GPTW compare match → ADC start) without CPU overhead or interrupt latency |
| Functional Safety Compliance | Built-in CAC, CRCA, DOC, RAM test assist, and register write protection satisfy IEC60730 Class B requirements for self-test and fault detection |
| Secure Firmware Execution | Trusted Secure IP Lite provides AES-128/256 encryption, true random number generation, and key protection - preventing firmware cloning or tampering |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
Use Scenario: Closed-loop control of 3-phase PMSM/BLDC motors in HVAC compressors, washing machine drum drives, and refrigerator fans. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms with synchronized current sampling, space-vector PWM generation, and hardware-based overcurrent shutdown. Use Value: Enables >95% motor efficiency and <1% torque ripple using 195 ps HRPWM edge placement and simultaneous 3-unit ADC sampling. |
Use Scenario: Variable-speed inverter control for induction motors in air conditioners and refrigerators requiring low-noise, high-efficiency operation. IC Role / Device Role / Timing Role: Coordinated management of power stage gate drivers, temperature sensing, and user interface via integrated USB/SCI while maintaining IEC60730 compliance. Use Value: Reduces BOM count by integrating CAN for system diagnostics, USB for firmware updates, and hardware safety monitors - eliminating external watchdogs or CRC ICs. |
| Automotive Auxiliary Systems | Industrial PLC I/O Modules |
Use Scenario: Electric power steering (EPS) assist motor control and battery-powered HVAC blowers in 12 V/24 V automotive subsystems. IC Role / Device Role / Timing Role: High-reliability motor control with ASIL-B-ready safety features (CAC, CRCA, register lock) and 5 V-tolerant I/O for direct sensor interfacing. Use Value: Meets AEC-Q100 Grade 2 (–40°C to +105°C) and supports functional safety certification with minimal external components. |
Use Scenario: Distributed I/O control in factory automation systems requiring deterministic communication, analog signal conditioning, and local motion control. IC Role / Device Role / Timing Role: Edge controller executing ladder logic, acquiring analog sensor data, driving stepper/servo axes, and communicating via CAN or USB to central PLC. Use Value: Integrates 110 GPIOs with 5 V tolerance, 16-bit MTU3 timers for encoder counting, and 12-bit DACs for analog output - reducing need for external interface ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TKEDFP#30 | Same RX66T Group, identical peripherals and pinout, but 512 KB code flash and 64 KB SRAM instead of 1 MB/128 KB | Targeted at cost-sensitive inverters with reduced firmware footprint and lower memory bandwidth requirements | Select when application firmware size <400 KB and real-time buffer requirements fit within 64 KB SRAM |
| R5F566TNEGFP#30 | Same package and memory size, but lacks USB 2.0 FS host/function/OTG module and has only 1 SCI channel instead of 7 | Optimized for CAN-only motor drives where USB connectivity and multi-protocol serial are unnecessary | Choose when USB and extensive SCI interfaces are unused - reduces licensing cost and simplifies EMI filtering |
Compared with R5F566TKEGFP#30, the R5F566TKEDFP#30 trades memory capacity for lower unit cost in less complex drives, while the R5F566TNEGFP#30 removes USB and serial redundancy to streamline BOM and reduce software validation scope - both retain identical PWM timing, ADC architecture, and safety features.
Availability
R5F566TKEGFP#30 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, and automotive auxiliary systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for R5F566TKEGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT applications.
The RX66T Group, including R5F566TKEGFP#30, was designed specifically for high-performance motor control - integrating precision PWM, multi-unit ADCs, and IEC60730 safety features into a single chip for inverter and servo drive applications.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F566TKEGFP#30?
The R5F566TKEGFP#30 operates at a maximum frequency of 160 MHz using the 32-bit RXv3 CPU core. It delivers 928 CoreMark performance and supports single-cycle instruction execution, IEEE 754-compliant single-precision floating-point operations, and 111 instructions including DSP extensions - all essential for real-time motor control algorithms.
Does the R5F566TKEGFP#30 support IEC60730 functional safety requirements?
Yes, the R5F566TKEGFP#30 includes multiple hardware features certified for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOC), RAM test assist, and register write protection - enabling robust self-diagnostic capabilities without external components.
What analog peripherals are integrated into the R5F566TKEGFP#30?
The R5F566TKEGFP#30 integrates three 12-bit S12ADH ADC units (30 channels total), six analog comparators (CMPC), two 12-bit D/A converters, and programmable gain amplifiers (PGA) supporting pseudo-differential input - enabling simultaneous current/voltage sensing and closed-loop feedback for 3-phase motor control.
How does the R5F566TKEGFP#30 achieve high-resolution PWM timing?
The R5F566TKEGFP#30 achieves 195 ps minimum PWM edge resolution using its 4-channel HRPWM peripheral, which refines the timing of GPTW0–GPTW3 outputs. This resolution is realized at 160 MHz operation and supports dead-time compensation, phase-counting, and hardware-triggered ADC sampling - critical for minimizing torque ripple in FOC applications.
What communication interfaces are available on the R5F566TKEGFP#30?
The R5F566TKEGFP#30 provides CAN 2.0B (32 mailboxes), USB 2.0 Full-Speed host/function/OTG, seven SCI channels (including LIN-capable SCI12), one I2C (RIICa, 400 kbps), and one RSPI (30 Mbps). These interfaces support diagnostics, firmware updates, sensor networking, and industrial fieldbus integration in motor control systems.
R5F566TKEGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TKEGFP#30 FAQ
1.How can I place an order for R5F566TKEGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TKEGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TKEGFP#30 reliable?
The price and inventory of R5F566TKEGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TKEGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F566TKEGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TKEGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TKEGFP#30?
R5F566TKEGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TKEGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TKEGFP#30?
For technical support, including R5F566TKEGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TKEGFP#30 requirements.
6.How does Aetrix verify that R5F566TKEGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TKEGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TKEGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F566TKEGFP#30?
All R5F566TKEGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TKEGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TKEGFP#30 part is unused and in its original packaging.
Return procedure for R5F566TKEGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TKEGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

