Renesas R5F566TKGDFP#30
- Part No.:
- R5F566TKGDFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F566TKGDFP#30.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TKGDFP#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 928 CoreMark performance, 1 MB on-chip code flash, 128 KB SRAM (no wait states), and integrated 3-phase/5-phase complementary PWM timers (GPTW/MTU3) with 195 ps HRPWM resolution. It supports CAN 2.0B, full-speed USB 2.0 host/function/OTG, and IEC60730-compliant safety features including independent watchdog timer, oscillation-stop detection, and RAM test-assisting functions.
For engineers reviewing the R5F566TKGDFP#30 datasheet, R5F566TKGDFP#30 pinout, R5F566TKGDFP#30 application, or R5F566TKGDFP#30 equivalent, this MCU delivers deterministic real-time motor control with simultaneous sampling across three 12-bit A/D units (30 channels total), programmable gain amplifiers for current sensing, and hardware-accelerated encryption (AES-128/256, TRNG) - all in a 144-pin LFQFP package rated for –40°C to +105°C operation.
Technical Context
The R5F566TKGDFP#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and dual-bus architecture enabling concurrent access to flash (ICLK ≤ 120 MHz, zero wait states with cache hit) and peripherals. Its clock system integrates PLL with selectable reference sources (8–24 MHz crystal or 16/18/20 MHz HOCO), supporting independent peripheral clock domains (PCLKA up to 120 MHz, PCLKC up to 160 MHz for timer reference).
Motor control is enabled by tightly coupled timing subsystems: ten 32-bit GPTW channels support single-/3-/5-phase complementary PWM with dead-time insertion and synchronous start/stop; nine 16-bit MTU3d channels provide additional PWM and phase-counting capability; and four HRPWM channels overlay sub-nanosecond edge timing (195 ps min) onto GPTW outputs. Event Link Controller (ELC) enables autonomous peripheral interoperation without CPU intervention during sleep modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU, 111 instructions |
| Memory | 1 MB code flash (no wait @ ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k write cycles), 16 KB ECC RAM |
| PWM Capability | 10× GPTW (32-bit, 3-/5-phase complementary), 9× MTU3d (16-bit, 3-phase), 4× HRPWM (195 ps resolution) |
| Analog Peripherals | 3× 12-bit S12ADH ADC (30 ch total, 3 sample-and-hold units), 6× CMPC comparators, 2× 12-bit D/A, PGA (6 ch) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI (async/sync/SmartCard/SPI/I²C), 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 compliance features: IWDT, CAC, CRCA, DOC, oscillation-stop detection, register write protection, TSIP-Lite (AES-128/256, TRNG) |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-version), 2.7–5.5 V supply, 5-V tolerant I/O (4 pins) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package (LFQFP), 20 mm × 20 mm body, 0.5 mm pitch, exposed pad (thermal pad), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (VCC), analog (AVCC0/1/2), USB (VCC_USB), and ground (VSS/AVSS) rails - separate domains enable noise isolation for ADC/DAC |
| XTAL/EXTAL | Main clock oscillator interface | 8–24 MHz crystal input/output for PLL reference; supports oscillation-stop detection per IEC60730 |
| MTIOC0A–MTIOC9A | MTU3d waveform I/O | Dedicated PWM output/input pins for 3-phase inverter gate drive; configurable as complementary pairs with dead-time control |
| GTIOCA0–GTIOCA9 | GPTW waveform I/O | High-resolution PWM output pins; support HRPWM overlay for precise edge placement in motor commutation |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized start triggers from MTU3/GPTW for simultaneous sampling across all 3 ADC units |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART interface for debug, parameter upload, or host communication; supports LIN via SCI12 |
| TXD6/RXD6 | SCI6 serial interface | Baud-rate generation via TMR enables precise timing for motor feedback protocols (e.g., EnDat, BiSS) |
| CANH/CANL | CAN bus differential pair | ISO 11898-1 compliant physical layer interface for distributed motor control networks |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver supports host/function/OTG; no external pull-ups required; self-powered/bus-powered selectable |
| POEG0–POEG3 | Port Output Enable for GPTW | Hardware fault inputs (short-circuit, comparator trip) that force GPTW outputs into high-impedance state for safe shutdown |
Key Features
| Feature | Design Value |
|---|---|
| 3-Phase Inverter Control Engine | Integrated GPTW + MTU3d + HRPWM + POEG enables full hardware-based 3-phase motor control with <1 µs dead-time accuracy and automatic fault shutdown |
| Simultaneous Multi-Unit ADC Sampling | Three independent 12-bit S12ADH units (30 channels) triggered synchronously by MTU3/GPTW for precise current/voltage acquisition in vector control |
| IEC60730 Safety Hardware Acceleration | Dedicated circuits for oscillation-stop detection, CRC calculation (CRCA), RAM test (DOC), clock accuracy measurement (CAC), and register write protection reduce software certification burden |
| Secure Firmware Execution | Trusted Secure IP Lite (TSIP-Lite) provides AES-128/256 encryption, true random number generation, and key management for secure boot and firmware updates |
| Event-Driven Peripheral Coordination | Event Link Controller (ELC) routes 188 internal signals (e.g., timer overflow, ADC completion) to trigger actions across modules without CPU involvement - critical for low-latency motor loops |
Applications
| Industrial Motor Drives | Home Appliance Inverters |
|---|---|
|
Use Scenario: Variable-frequency drives for HVAC compressors, pump controllers, and conveyor systems requiring precise torque control and energy efficiency. IC Role / Device Role / Timing Role: Primary motor control MCU executing field-oriented control (FOC) algorithms with real-time PWM generation, current sensing, and thermal monitoring. Use Value: 160 MHz RXv3 core + HRPWM (195 ps) enables <1 µs current-loop update times; simultaneous 3-unit ADC sampling eliminates phase skew in 3-phase current reconstruction. |
Use Scenario: Inverter-based washing machine drum motors, refrigerator compressors, and vacuum cleaner BLDC motors demanding compact, cost-effective, and certified control solutions. IC Role / Device Role / Timing Role: Integrated motor controller managing sensorless FOC, startup sequence, overcurrent protection, and user interface communication via SCI/USB. Use Value: On-chip 1 MB flash stores complex control algorithms and safety routines; TSIP-Lite secures firmware against tampering; IEC60730 features simplify Class B certification. |
| Automotive Auxiliary Systems | Industrial PLC I/O Modules |
|
Use Scenario: Electric power steering (EPS) assist motors, radiator fan controllers, and HVAC blower systems meeting AEC-Q100 Grade 2 (–40°C to +105°C) requirements. IC Role / Device Role / Timing Role: Safety-critical motor actuator controller interfacing with CAN bus, implementing ASIL-B diagnostic coverage via hardware safety monitors. Use Value: Independent watchdog (IWDT), CAC, CRCA, and register write protection deliver hardware-level fault detection; CAN module supports diagnostics and ECU coordination. |
Use Scenario: Distributed I/O modules in factory automation systems requiring deterministic real-time response, fieldbus connectivity, and robust environmental operation. IC Role / Device Role / Timing Role: Edge controller aggregating analog/digital I/O, running motion profiles, and communicating via CAN or USB to central PLC. Use Value: 110 GPIOs (5-V tolerant), 48-channel interrupt capability, and ELC-driven peripheral chaining enable scalable I/O expansion without CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TKJDFP#30 | Same RX66T Group, identical 144-pin LFQFP package and 1 MB flash, but rated for –40°C to +85°C (D-version) instead of +105°C (G-version) | Targeted at commercial/industrial environments without extended temperature requirements | Select when ambient operating temperature remains ≤85°C; lower cost and same footprint enable drop-in replacement where thermal margin permits |
| R5F566TJGDFP#30 | Same G-version temperature rating (–40°C to +105°C) and package, but with 512 KB code flash and 64 KB SRAM instead of 1 MB/128 KB | Suitable for less complex motor algorithms or space-constrained designs where full memory capacity is unnecessary | Choose for cost-sensitive applications with reduced firmware size and RAM usage; retains identical peripheral set and timing performance |
Compared with R5F566TKGDFP#30, the R5F566TKJDFP#30 offers identical functionality at lower temperature grade (reducing cost), while the R5F566TJGDFP#30 maintains the same thermal and packaging specs but halves flash and RAM - enabling tiered design scaling without re-layout.
Availability
R5F566TKGDFP#30 is available at Aetrix Electronics and suitable for industrial motor drives, home appliance inverters, and automotive auxiliary systems requiring stable component supply, long-term lifecycle support, and guaranteed traceability for safety-critical deployments.
Supply support for R5F566TKGDFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications, with deep expertise in microcontrollers, analog, and power devices.
The RX66T Group is designed specifically for high-performance motor control and inverter applications, integrating precision PWM, multi-unit ADC, safety accelerators, and real-time communication interfaces to replace discrete control architectures with a single-chip solution.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TKGDFP#30?
The R5F566TKGDFP#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core's efficiency in executing real-time motor control algorithms, including field-oriented control (FOC) loops, with minimal latency. The R5F566TKGDFP#30 sustains this speed across its full memory and peripheral subsystems under specified voltage and temperature conditions.
Does the R5F566TKGDFP#30 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TKGDFP#30 includes dedicated hardware features for IEC60730 Class B compliance: independent watchdog timer (IWDT) with dedicated oscillator, oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOC) for RAM testing, and register write protection. These reduce software implementation burden and accelerate safety certification for motor control applications.
What PWM resolution and channel count does the R5F566TKGDFP#30 provide for motor control?
The R5F566TKGDFP#30 delivers three-tiered PWM capability: ten 32-bit GPTW channels support single-/3-/5-phase complementary PWM; nine 16-bit MTU3d channels add flexible PWM and phase counting; and four HRPWM channels overlay 195 ps minimum edge resolution onto GPTW outputs. This enables precise dead-time control, fast current-loop updates, and accurate commutation timing essential for high-efficiency inverters.
How many analog-to-digital converter channels does the R5F566TKGDFP#30 have, and what is their sampling capability?
The R5F566TKGDFP#30 integrates three independent 12-bit S12ADH units totaling 30 input channels - eight each for Units 0 and 1 (with 3 sample-and-hold circuits per unit), and 14 for Unit 2. All units support simultaneous hardware-triggered sampling via MTU3/GPTW, achieving 0.9 µs minimum conversion time at 60 MHz ADCLK, enabling accurate, phase-aligned current and voltage acquisition in 3-phase motor control.
What is the package type and temperature grade of the R5F566TKGDFP#30?
The R5F566TKGDFP#30 uses a 144-pin LFQFP package (PLQP0144KA-B, 20 mm × 20 mm, 0.5 mm pitch) and is rated for operation from –40°C to +105°C (G-version). This extended temperature range ensures reliability in demanding industrial and automotive under-hood environments, while the exposed thermal pad supports effective heat dissipation during sustained PWM operation.
R5F566TKGDFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX66T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TKGDFP#30 FAQ
1.How can I place an order for R5F566TKGDFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TKGDFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TKGDFP#30 reliable?
The price and inventory of R5F566TKGDFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TKGDFP#30 is usually 5 days.
3.What payment methods are accepted for R5F566TKGDFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TKGDFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TKGDFP#30?
R5F566TKGDFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TKGDFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TKGDFP#30?
For technical support, including R5F566TKGDFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TKGDFP#30 requirements.
6.How does Aetrix verify that R5F566TKGDFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TKGDFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TKGDFP#30 meets industry standards.
7.What is the process for return or replacement of R5F566TKGDFP#30?
All R5F566TKGDFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TKGDFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TKGDFP#30 part is unused and in its original packaging.
Return procedure for R5F566TKGDFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TKGDFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

