Renesas R5F566TKGGFB#30
- Part No.:
- R5F566TKGGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F566TKGGFB#30.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F566TKGGFB#30 from Renesas is a 32-bit RXv3 microcontroller optimized for motor control and industrial inverter applications, operating at up to 160 MHz with 1 MB code flash, 128 KB SRAM (no wait states), 32 KB data flash (100,000 write cycles), and integrated 3-phase/5-phase complementary PWM generation. It features dual 12-bit A/D converters (30-channel total), 6-channel analog comparators, 2-channel 12-bit D/A, hardware encryption (TSIP-Lite AES-128/256), and USB 2.0 FS host/function + CAN 2.0B.
For engineers reviewing the R5F566TKGGFB#30 datasheet, R5F566TKGGFB#30 pinout, R5F566TKGGFB#30 application, or R5F566TKGGFB#30 equivalent, this MCU delivers deterministic real-time motor timing via 10-channel 32-bit GPTW timers with 195 ps HRPWM resolution, IEC60730-compliant safety functions (LVDA, IWDT, CAC, CRCA, RAM test assist), and event-driven peripheral coordination through ELC - critical for servo drives, HVAC blowers, and industrial PLCs.
Technical Context
The R5F566TKGGFB#30 implements the RXv3 CPU core with single-cycle instruction execution, IEEE 754-compliant FPU, and 111-instruction set including DSP extensions. Its clock system integrates PLL with 8–24 MHz external crystal or 16/18/20 MHz HOCO reference, enabling independent PCLKA (120 MHz), PCLKB (60 MHz), PCLKC (160 MHz), and PCLKD (60 MHz) domains for precise peripheral timing alignment.
Motor control is enabled by tightly coupled peripherals: 10-channel GPTW (160 MHz counter clock), 9-channel MTU3d, 4-channel HRPWM (195 ps minimum edge resolution), and ELC-driven synchronous triggering of A/D conversion, PWM dead-time compensation, and comparator events - all without CPU intervention during sleep modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 160 MHz max, 928 CoreMark, IEEE 754 FPU, 111 instructions |
| Memory | 1 MB code flash (no wait ≤120 MHz), 128 KB SRAM (no wait), 32 KB data flash (100k cycles), 16 KB ECC RAM |
| PWM Capability | 10× single-phase, 3× 3-phase, 2× 5-phase complementary PWM via GPTW; 4× HRPWM with 195 ps resolution |
| Analog Peripherals | 30-channel 12-bit S12ADH (3 units, simultaneous sampling), 6-channel CMPC, 2× 12-bit R12DAb, PGA (6 ch) |
| Communication | USB 2.0 FS host/function/OTG, CAN 2.0B (32 mailboxes), 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Safety & Security | IEC60730 support (CAC, LVDA, IWDT, DOC, CRCA), TSIP-Lite AES-128/256, MPU, Trusted Memory, register write protection |
| Package & Environment | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-version), 2.7–5.5 V supply |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power / Ground | Dedicated power pins per I/O group; supports 2.7–5.5 V operation with internal voltage regulation |
| XTAL / EXTAL | Main Clock Oscillator | 8–24 MHz crystal input/output for PLL reference; oscillation-stop detection enabled |
| MTIOC0A–MTIOC9A | MTU3d PWM Output | 9-channel complementary PWM outputs with programmable dead time and phase counting |
| GTIOCA0–GTIOCA9 | GPTW PWM Output | 10-channel high-resolution PWM outputs supporting single/3-phase/5-phase modes |
| ADTRG0–ADTRG2 | A/D Trigger Input | Hardware-triggered conversion start from timer or ELC events; enables synchronized sampling |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 Interface | Full-speed USB transceiver with integrated PHY; no external pull-up required; OTG capable |
| TXD0 / RXD0 / CAN_TX / CAN_RX | SCI0 / CAN0 Interface | Dual-purpose pins for asynchronous serial or ISO11898-1 CAN communication |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event signals routed without CPU overhead; enables autonomous peripheral chaining in sleep mode |
| High-Resolution PWM (HRPWM) | 195 ps minimum timing resolution on GPTW0–GPTW3 outputs - enables precise dead-time control for SiC/GaN inverters |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units (8+8+14 channels) with shared trigger - captures current/voltage/temperature concurrently |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 encryption engine with true RNG and key protection - meets IEC60730 Class B security requirements |
| IEC60730 Compliance Support | Integrated CAC (clock accuracy check), oscillation-stop detection, RAM test assist (DOC), CRCA, and register write protection |
| Flexible Power Management | Four low-power modes (Sleep, All-module stop, Software standby, Deep software standby) with wake-up via ELC or interrupt |
Applications
| Industrial Servo Drives | HVAC Blower Systems |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of PMSM/BLDC motors with real-time current sensing and torque ripple suppression. IC Role / Device Role / Timing Role: Primary motor control MCU coordinating 30-channel ADC sampling, 3-phase PWM generation, CAN position feedback, and USB firmware updates. Use Value: 195 ps HRPWM resolution enables <1 ns dead-time tuning to minimize shoot-through in 650 V SiC half-bridges. |
Use Scenario: Multi-speed constant-air-volume (CAV) control in commercial rooftop HVAC units with temperature, pressure, and airflow monitoring. IC Role / Device Role / Timing Role: System controller managing fan speed via 5-phase complementary PWM, ambient sensing via PGA-augmented ADC, and building automation via CAN bus. Use Value: Simultaneous 3-unit ADC sampling captures motor current, thermistor voltage, and differential pressure sensor output within one 0.9 µs conversion cycle. |
| Programmable Logic Controllers | Industrial UPS Systems |
|
Use Scenario: Deterministic I/O scanning and motion sequencing in modular PLC backplanes with distributed I/O over CANopen. IC Role / Device Role / Timing Role: Central logic processor executing ladder logic at ≤1 ms scan time while synchronizing PWM outputs to external encoder signals via ELC. Use Value: ELC-linked MTU3d and GPTW timers allow hardware-triggered PWM updates on rising/falling edges of encoder Z-phase - eliminating jitter from software ISR latency. |
Use Scenario: Online double-conversion UPS with battery management, AC line monitoring, and inverter synchronization. IC Role / Device Role / Timing Role: Dual-role controller performing rectifier gate drive (via GPTW), inverter PWM (via HRPWM), and battery SOC estimation using temperature-compensated ADC readings. Use Value: Integrated 12-bit D/A converters provide precision reference voltages for analog comparator-based overvoltage/undervoltage detection on AC input and DC bus rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEGKFB#30 | Same RX66T Group, 100-pin LQFP, 512 KB flash, 64 KB SRAM, no USB interface | Limited to space-constrained inverters without host connectivity or firmware update via USB | Select when board layout requires smaller footprint and USB functionality is unnecessary |
| R5F566TJGKFB#30 | Same RX66T Group, 100-pin LQFP, 1 MB flash, 128 KB SRAM, includes USB but no PGA pseudo-differential inputs | Supports USB firmware updates and full motor control, but lacks programmable gain amplifiers for low-level current sensing | Select when USB is required and current-sense signal conditioning is handled externally |
Compared with R5F566TKGGFB#30, the R5F566TEGKFB#30 reduces package size and eliminates USB at the cost of flash/SRAM capacity and analog front-end capability, while the R5F566TJGKFB#30 retains full memory and USB but sacrifices integrated PGA - making the R5F566TKGGFB#30 optimal for compact, self-contained servo drives requiring both precision analog sensing and field-upgradable firmware.
Availability
R5F566TKGGFB#30 is available at Aetrix Electronics and suitable for industrial servo drives, HVAC blower systems, programmable logic controllers, and uninterruptible power supplies requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F566TKGGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX66T Group - including R5F566TKGGFB#30 - was designed specifically for high-performance motor control in industrial inverters, servo drives, and robotics, integrating real-time PWM, safety-certified peripherals, and deterministic event handling.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F566TKGGFB#30?
The R5F566TKGGFB#30 operates at a maximum frequency of 160 MHz and achieves 928 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, including single-cycle instruction execution, 32-bit multiplier/divider, and barrel shifter - validated under conditions matching its rated 160 MHz system clock and active ROM cache configuration as specified in the R01DS0315EJ0130 datasheet.
Does the R5F566TKGGFB#30 support IEC60730 Class B compliance out of the box?
Yes, the R5F566TKGGFB#30 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with window function, CRC calculator (CRCA), RAM test-assist via DOC, and register write protection. These are documented in Section 1.1 and Chapter 24 of the R01DS0315EJ0130 datasheet and require no external components to implement basic self-test routines.
What PWM resolution does the R5F566TKGGFB#30 achieve with its HRPWM feature?
The R5F566TKGGFB#30 achieves a minimum PWM edge resolution of 195 ps using its High-Resolution PWM (HRPWM) circuit on GPTW0–GPTW3 channels. This resolution is realized when operating at 160 MHz and enables sub-nanosecond dead-time control - critical for minimizing shoot-through in high-voltage SiC and GaN inverter designs, as confirmed in Section 1.1 and Table 1.1 of the R01DS0315EJ0130 datasheet.
How many A/D converter channels does the R5F566TKGGFB#30 support, and what is their sampling capability?
The R5F566TKGGFB#30 supports 30 total channels across three independent 12-bit S12ADH units (8+8+14), with minimum conversion time of 0.9 µs per channel at 60 MHz ADCLK. It enables simultaneous sampling across units and includes programmable gain amplifiers on six channels - allowing direct connection to low-amplitude current-sense shunt signals without external op-amps, as detailed in Sections 1.1 and 22 of the R01DS0315EJ0130 datasheet.
Is USB functionality available on the R5F566TKGGFB#30, and what modes does it support?
Yes, the R5F566TKGGFB#30 integrates a full-speed USB 2.0 interface (USBb module) supporting host, function, and OTG modes. It operates at 12 Mbps, includes 2 KB on-chip transfer RAM, and requires no external pull-up resistors. Low-speed mode is supported in host-only configuration. This capability is confirmed in Table 1.1 and Section 17 of the R01DS0315EJ0130 datasheet, and the part number suffix "G" indicates USB inclusion per Renesas package variant coding.
R5F566TKGGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 30x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F566TKGGFB#30 FAQ
1.How can I place an order for R5F566TKGGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F566TKGGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F566TKGGFB#30 reliable?
The price and inventory of R5F566TKGGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F566TKGGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F566TKGGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F566TKGGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F566TKGGFB#30?
R5F566TKGGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F566TKGGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F566TKGGFB#30?
For technical support, including R5F566TKGGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F566TKGGFB#30 requirements.
6.How does Aetrix verify that R5F566TKGGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F566TKGGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F566TKGGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F566TKGGFB#30?
All R5F566TKGGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F566TKGGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F566TKGGFB#30 part is unused and in its original packaging.
Return procedure for R5F566TKGGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F566TKGGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

