Renesas R5F56719DDFM#10
- Part No.:
- R5F56719DDFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F56719DDFM#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,678
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719DDFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F56719DDFM#10 datasheet, R5F56719DDFM#10 pinout, R5F56719DDFM#10 application, or R5F56719DDFM#10 equivalent, this MCU delivers deterministic real-time performance (707 CoreMark), IEC60730-compliant safety features including self-diagnostic A/D and oscillation-stop detection, and hardware-accelerated AES/SHA/ECDSA via TSIP for secure boot and OTA updates.
Technical Context
The R5F56719DDFM#10 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. It supports little-endian or big-endian data arrangement and executes instructions in single-cycle latency at 120 MHz.
Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator. Peripheral clocks are independently configurable: ICLK up to 120 MHz (CPU/QSPIX), PCLKA up to 120 MHz (MTU/RSPI), PCLKB up to 60 MHz (most peripherals), and ADCLK up to 60 MHz (S12AD units).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision IEEE-754 FPU |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no-wait), 4 KB standby RAM |
| Peripherals | 2× CAN (32 mailboxes/channel), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX, 13× SCI, 3× RSPId, 1× RIICHS (3.4 Mbps) |
| Analog & Sensing | Two 12-bit S12AD units (8+12 channels), on-die temperature sensor (±1°C), CTSUa (17-key self-capacitance or 64-key mutual) |
| Security & Safety | Trusted Secure IP (TSIP) with AES128/192/256, SHA256, ECC, TRNG; MPU (8 regions); IEC60730 compliance features (CRC, IWDT, self-test) |
| Package & Temp | PLQP0144KA-B (144-pin LFQFP, 20×20 mm, 0.5 mm pitch), –40°C to +85°C (D-version) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 mm × 20 mm body, 0.50 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog power domains (2.7–3.6 V); separate AVCC pins enable noise-isolated analog operation |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; enables precise timing and PLL reference |
| RES# | Active-low reset input | Hardware reset assertion; synchronous release with internal POR/LVD logic |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive pins for low-latency event handling without polling |
| PE0–PE113 | Programmable I/O ports | 113 GPIOs (5-V tolerant on 20 pins), with pull-up, open-drain, and programmable drive strength |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while reprogramming Bank B as background operation (BGO) |
| Trusted Secure IP (TSIP) | Hardware-accelerated cryptographic engine supporting AES-256, ECDSA, SHA256, and key protection - no software-side key exposure |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU output triggers A/D conversion or PWM dead-time compensation |
| IEC60730 Class B compliance support | Integrated features include CRC calculation unit, IWDT windowed timeout, oscillator stoppage detection, and A/D self-diagnostic voltage generation |
| Capacitive Touch Sensing Unit (CTSUa) | Single-pin self-capacitance (17 keys) or matrix mutual capacitance (64 keys) - operates during low-power modes with minimal CPU load |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled front-panel display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application controller managing GUI rendering, capacitive touch decoding, SDHI-based log storage, and secure firmware updates via TSIP. Use Value: Dual-bank flash enables field-upgradable UI firmware without service interruption; CTSUa provides robust touch response across temperature ranges (–40°C to +85°C). |
Use Scenario: Revenue-grade meter with metrology IC interface, PLC/G3-PLC communication, and anti-tampering features. IC Role / Device Role / Timing Role: System orchestrator handling CAN/SCI communication with metrology ASIC, RTC-corrected time-stamping, and IEC60730-compliant safety checks. Use Value: Integrated IWDT with window function and self-diagnostic A/D ensure fail-safe behavior; 12-bit S12AD unit 1 measures on-die temperature for calibration compensation. |
| Building Automation Gateway | Secure IoT Edge Node |
|
Use Scenario: Protocol translator bridging BACnet MS/TP, Modbus RTU, and KNX over RS485/RS422 physical layers. IC Role / Device Role / Timing Role: Real-time protocol stack host with multiple SCI/SCIm channels, hardware FIFO buffering, and deterministic timer-triggered frame scheduling. Use Value: 13-channel SCI support (including LIN/Manchester-capable RSCI) eliminates external UART expanders; ELC synchronizes TMR baud clocks with SCI start-bit detection. |
Use Scenario: Battery-powered sensor node performing local AI inference, encrypted telemetry upload, and secure OTA patching. IC Role / Device Role / Timing Role: Trusted execution environment host leveraging TSIP for key management, secure boot, and AES-GCM payload encryption before transmission. Use Value: Standby RAM (4 KB) retains ML model state during deep software standby; QSPIX fetches encrypted firmware images directly from serial flash with hardware decryption assist. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56709DDFM#10 | Same RXv3 core, 120 MHz, but 1 MB code flash and 256 KB SRAM; no SDHI or QSPIX | Suitable for cost-sensitive HMI or gateway designs omitting SD card or external flash boot requirements | Select when full 2 MB flash and SD/QSPIX interfaces are unnecessary - reduces BOM cost and PCB footprint |
| R5F566TEBDFP#30 | RX66T group; 160 MHz, FPU, 1 MB flash, optimized for motor control (3× MTU3, 3-phase PWM, POE) | Targeted at inverters and servo drives - lacks CTSU, SDHI, TSIP, and USB OTG | Choose for high-performance motor control where real-time PWM precision outweighs HMI/security needs |
Compared with R5F56719DDFM#10, the R5F56709DDFM#10 trades flash/SRAM capacity and peripheral richness for lower cost, while the R5F566TEBDFP#30 shifts focus to motor-control-specific timers and PWM at the expense of security and human-interface features - making R5F56719DDFM#10 optimal for secure, feature-rich embedded gateways and meters.
Availability
R5F56719DDFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, building automation gateways, and secure IoT edge nodes requiring stable component supply, long-lifecycle support, and traceable sourcing.
Supply support for R5F56719DDFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The R5F56719DDFM#10 belongs to the RX671 Group - a family designed for industrial and consumer devices demanding high computational throughput, functional safety compliance, and hardware-enforced security in resource-constrained environments.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56719DDFM#10?
The R5F56719DDFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from its RXv3 CPU core with single-cycle instruction execution, on-chip 32-bit multiplier/divider, and optimized memory subsystem enabling zero-wait access to SRAM and cache-hit flash reads. The R5F56719DDFM#10 sustains this throughput across real-world workloads involving floating-point math, interrupt handling, and peripheral DMA transfers.
Does the R5F56719DDFM#10 support secure boot and cryptographic operations?
Yes, the R5F56719DDFM#10 integrates Trusted Secure IP (TSIP) providing hardware-accelerated AES-128/192/256, SHA-256, ECDSA, RSA, and TRNG functions. It supports secure boot verification, encrypted firmware image decryption, and key protection against extraction - all without exposing keys to software. The R5F56719DDFM#10 uses these capabilities to enforce authenticated firmware updates and runtime integrity checks required for IEC60730 Class B certification.
What package type and pin count does the R5F56719DDFM#10 use?
The R5F56719DDFM#10 is packaged in PLQP0144KA-B: a 144-pin Low-profile Quad Flat Package with 20 mm × 20 mm body size, 0.50 mm pitch, and exposed thermal pad. It provides 113 general-purpose I/O pins (5-V tolerant on 20 pins), plus dedicated power, clock, reset, and debug signals. This package is pin-compatible across the RX671 Group's 144-pin variants, enabling scalable design reuse.
Which communication interfaces are integrated into the R5F56719DDFM#10?
The R5F56719DDFM#10 integrates USB 2.0 Full-Speed host/function/OTG, 2-channel CAN (ISO11898-1 compliant), SD host interface (25 MB/s), quad-SPI (QSPIX), 13-channel SCI (including LIN/Manchester), 3-channel RSPId, 1-channel RSPIA, 3-channel RIIC (1× fast-mode-plus), and 1-channel RIICHS (3.4 Mbps). These interfaces enable direct connectivity to displays, sensors, actuators, legacy fieldbuses, and secure cloud uplinks without external bridge ICs - all managed via the Event Link Controller for CPU-offload operation.
How does the R5F56719DDFM#10 support functional safety standards like IEC60730?
The R5F56719DDFM#10 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, independent windowed watchdog timer (IWDTa), CRC calculation unit, self-diagnostic A/D converter with internal reference generation, memory protection unit (MPU), and register write protection. These allow runtime verification of clock integrity, memory correctness, analog subsystem health, and critical register states - all documented in Renesas' Functional Safety Manual for the RX671 Group. The R5F56719DDFM#10 is certified for use in safety-related firmware implementations.
R5F56719DDFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719DDFM#10 FAQ
1.How can I place an order for R5F56719DDFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719DDFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719DDFM#10 reliable?
The price and inventory of R5F56719DDFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719DDFM#10 is usually 5 days.
3.What payment methods are accepted for R5F56719DDFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719DDFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719DDFM#10?
R5F56719DDFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719DDFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719DDFM#10?
For technical support, including R5F56719DDFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719DDFM#10 requirements.
6.How does Aetrix verify that R5F56719DDFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F56719DDFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719DDFM#10 meets industry standards.
7.What is the process for return or replacement of R5F56719DDFM#10?
All R5F56719DDFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719DDFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719DDFM#10 part is unused and in its original packaging.
Return procedure for R5F56719DDFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719DDFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

